1997-04-02 23:17:50 +00:00
|
|
|
Wed Apr 2 15:06:28 1997 Doug Evans <dje@canuck.cygnus.com>
|
|
|
|
|
|
1997-04-02 23:39:50 +00:00
|
|
|
* interp.c (sim_open): New arg `kind'.
|
|
|
|
|
|
1997-04-02 23:17:50 +00:00
|
|
|
* configure: Regenerated to track ../common/aclocal.m4 changes.
|
|
|
|
|
|
1997-04-02 05:04:25 +00:00
|
|
|
Wed Apr 2 14:34:19 1997 Andrew Cagney <cagney@kremvax.cygnus.com>
|
|
|
|
|
|
|
|
|
|
* configure: Regenerated to track ../common/aclocal.m4 changes.
|
|
|
|
|
|
|
|
|
|
Thu Mar 20 11:58:02 1997 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
|
|
|
|
* simops.c: Fix register extraction for a two "movbu" variants.
|
|
|
|
|
Somewhat simplify "sub" instructions.
|
|
|
|
|
Correctly sign extend operands for "mul". Put the correct
|
|
|
|
|
half of the result in MDR for "mul" and "mulu".
|
|
|
|
|
Implement remaining instructions.
|
|
|
|
|
Tweak opcode for "syscall".
|
|
|
|
|
|
|
|
|
|
Tue Mar 18 14:21:21 1997 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
|
|
|
|
* simops.c: Do syscall emulation in "syscall" instruction. Add
|
|
|
|
|
dummy "trap" instruction.
|
|
|
|
|
|
1997-03-18 14:28:34 +00:00
|
|
|
Wed Mar 19 01:14:00 1997 Andrew Cagney <cagney@kremvax.cygnus.com>
|
|
|
|
|
|
|
|
|
|
* configure: Regenerated to track ../common/aclocal.m4 changes.
|
|
|
|
|
|
1997-03-17 15:29:29 +00:00
|
|
|
Mon Mar 17 15:10:07 1997 Andrew Cagney <cagney@kremvax.cygnus.com>
|
|
|
|
|
|
|
|
|
|
* configure: Re-generate.
|
|
|
|
|
|
1997-03-14 16:21:57 +00:00
|
|
|
Fri Mar 14 10:34:11 1997 Michael Meissner <meissner@cygnus.com>
|
|
|
|
|
|
|
|
|
|
* configure: Regenerate to track ../common/aclocal.m4 changes.
|
|
|
|
|
|
1997-03-13 20:55:26 +00:00
|
|
|
Thu Mar 13 12:54:45 1997 Doug Evans <dje@canuck.cygnus.com>
|
|
|
|
|
|
|
|
|
|
* interp.c (sim_open): New SIM_DESC result. Argument is now
|
|
|
|
|
in argv form.
|
|
|
|
|
(other sim_*): New SIM_DESC argument.
|
|
|
|
|
|
1997-03-12 22:05:49 +00:00
|
|
|
Wed Mar 12 15:04:00 1997 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
1997-03-12 22:20:13 +00:00
|
|
|
* simops.c: Fix carry bit computation for "add" instructions.
|
|
|
|
|
|
1997-03-12 22:05:49 +00:00
|
|
|
* simops.c: Fix typos in bset insns. Fix arguments to store_mem
|
|
|
|
|
for bset imm8,(d8,an) and bclr imm8,(d8,an).
|
|
|
|
|
|
|
|
|
|
Wed Mar 5 15:00:10 1997 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
|
|
|
|
* simops.c: Fix register references when computing Z and N bits
|
|
|
|
|
for lsr imm8,dn.
|
|
|
|
|
|
|
|
|
|
Tue Feb 4 13:33:30 1997 Doug Evans <dje@canuck.cygnus.com>
|
|
|
|
|
|
|
|
|
|
* Makefile.in (@COMMON_MAKEFILE_FRAG): Use
|
|
|
|
|
COMMON_{PRE,POST}_CONFIG_FRAG instead.
|
|
|
|
|
* configure.in: sinclude ../common/aclocal.m4.
|
|
|
|
|
* configure: Regenerated.
|
|
|
|
|
|
1997-01-24 17:48:35 +00:00
|
|
|
Fri Jan 24 10:47:25 1997 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
|
|
|
|
* interp.c (init_system): Allocate 2^19 bytes of space for the
|
|
|
|
|
simulator.
|
|
|
|
|
|
1997-01-23 22:09:52 +00:00
|
|
|
Thu Jan 23 11:46:23 1997 Stu Grossman (grossman@critters.cygnus.com)
|
|
|
|
|
|
|
|
|
|
* configure configure.in Makefile.in: Update to new configure
|
|
|
|
|
scheme which is more compatible with WinGDB builds.
|
|
|
|
|
* configure.in: Improve comment on how to run autoconf.
|
|
|
|
|
* configure: Re-run autoconf to get new ../common/aclocal.m4.
|
|
|
|
|
* Makefile.in: Use autoconf substitution to install common
|
|
|
|
|
makefile fragment.
|
|
|
|
|
|
1997-01-21 22:03:39 +00:00
|
|
|
Tue Jan 21 15:03:04 1997 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
|
|
|
|
* simops.c: Undo last change to "rol" and "ror", original code
|
|
|
|
|
was correct!
|
|
|
|
|
|
1997-01-16 18:28:46 +00:00
|
|
|
Thu Jan 16 11:28:14 1997 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
|
|
|
|
* simops.c: Fix "rol" and "ror".
|
|
|
|
|
|
|
|
|
|
Wed Jan 15 06:45:58 1997 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
|
|
|
|
* simops.c: Fix typo in last change.
|
|
|
|
|
|
1997-01-13 20:28:37 +00:00
|
|
|
Mon Jan 13 13:22:35 1997 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
|
|
|
|
* simops.c: Use REG macros in few places not using them yet.
|
|
|
|
|
|
1997-01-06 23:25:53 +00:00
|
|
|
Mon Jan 6 16:21:19 1997 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
|
|
|
|
* mn10300_sim.h (struct _state): Fix number of registers!
|
|
|
|
|
|
1996-12-31 23:26:11 +00:00
|
|
|
Tue Dec 31 16:20:41 1996 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
|
|
|
|
* mn10300_sim.h (struct _state): Put all registers into a single
|
|
|
|
|
array to make gdb implementation easier.
|
|
|
|
|
(REG_*): Add definitions for all registers in the state array.
|
|
|
|
|
(SEXT32, SEXT40, SEXT44, SEXT60): Remove unused macros.
|
|
|
|
|
* simops.c: Related changes.
|
|
|
|
|
|
1996-12-18 17:15:21 +00:00
|
|
|
Wed Dec 18 10:10:45 1996 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
|
|
|
|
* interp.c (sim_resume): Handle 0xff as a single byte insn.
|
|
|
|
|
|
|
|
|
|
* simops.c: Fix overflow computation for "add" and "inc"
|
|
|
|
|
instructions.
|
|
|
|
|
|
1996-12-16 17:08:10 +00:00
|
|
|
Mon Dec 16 10:03:52 1996 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
1996-12-16 22:31:37 +00:00
|
|
|
* simops.c: Handle "break" instruction.
|
|
|
|
|
|
1996-12-16 17:08:10 +00:00
|
|
|
* simops.c: Fix restoring the PC for "ret" and "retf" instructions.
|
|
|
|
|
|
|
|
|
|
Wed Dec 11 09:53:10 1996 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
|
|
|
|
* gencode.c (write_opcodes): Also write out the format of the
|
|
|
|
|
opcode.
|
|
|
|
|
* mn10300_sim.h (simops): Add "format" field.
|
|
|
|
|
* interp.c (sim_resume): Deal with endianness issues here.
|
|
|
|
|
|
1996-12-10 22:10:07 +00:00
|
|
|
Tue Dec 10 15:05:37 1996 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
|
|
|
|
* simops.c (REG0_4): Define.
|
|
|
|
|
Use REG0_4 for indexed loads/stores.
|
|
|
|
|
|
1996-12-07 16:54:57 +00:00
|
|
|
Sat Dec 7 09:50:28 1996 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
|
|
|
|
* simops.c (REG0_16): Fix typo.
|
|
|
|
|
|
1996-12-06 21:19:37 +00:00
|
|
|
Fri Dec 6 14:13:34 1996 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
1996-12-06 21:49:27 +00:00
|
|
|
* simops.c: Call abort for any instruction that's not currently
|
|
|
|
|
simulated.
|
|
|
|
|
|
1996-12-06 21:47:21 +00:00
|
|
|
* simops.c: Define accessor macros to extract register
|
|
|
|
|
values from instructions. Use them consistently.
|
|
|
|
|
|
1996-12-06 21:33:48 +00:00
|
|
|
* interp.c: Delete unused global variable "OP".
|
|
|
|
|
(sim_resume): Remove unused variable "opcode".
|
|
|
|
|
* simops.c: Fix some uninitialized variable problems, add
|
|
|
|
|
parens to fix various -Wall warnings.
|
|
|
|
|
|
1996-12-06 21:19:37 +00:00
|
|
|
* gencode.c (write_header): Add "insn" and "extension" arguments
|
|
|
|
|
to the OP_* declarations.
|
|
|
|
|
(write_template): Similarly for function templates.
|
|
|
|
|
* interp.c (insn, extension): Remove global variables. Instead
|
|
|
|
|
pass them as arguments to the OP_* functions.
|
|
|
|
|
* mn10300_sim.h: Remove decls for "insn" and "extension".
|
|
|
|
|
* simops.c (OP_*): Accept "insn" and "extension" as arguments
|
|
|
|
|
instead of using globals.
|
|
|
|
|
|
1996-12-06 05:30:24 +00:00
|
|
|
Thu Dec 5 22:26:31 1996 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
1996-12-06 07:57:21 +00:00
|
|
|
* simops.c: Fix typos in "mov am,(d16,an)" and "mov am,(d32,an)"
|
|
|
|
|
|
1996-12-06 05:30:24 +00:00
|
|
|
* simops.c: Fix thinkos in last change to "inc dn".
|
|
|
|
|
|
1996-12-04 18:02:00 +00:00
|
|
|
Wed Dec 4 10:57:53 1996 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
|
|
|
|
* simops.c: "add imm,sp" does not effect the condition codes.
|
|
|
|
|
"inc dn" does effect the condition codes.
|
|
|
|
|
|
1996-12-04 05:00:49 +00:00
|
|
|
Tue Dec 3 17:37:45 1996 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
|
|
|
|
* simops.c: Treat both operands as signed values for
|
|
|
|
|
"div" instruction.
|
|
|
|
|
|
|
|
|
|
* simops.c: Fix simulation of division instructions.
|
|
|
|
|
Fix typos/thinkos in several "cmp" and "sub" instructions.
|
|
|
|
|
|
1996-12-02 19:35:55 +00:00
|
|
|
Mon Dec 2 12:31:40 1996 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
1996-12-04 05:00:49 +00:00
|
|
|
* simops.c: Fix carry bit handling in "sub" and "cmp"
|
|
|
|
|
instructions.
|
|
|
|
|
|
1996-12-02 19:35:55 +00:00
|
|
|
* simops.c: Fix "mov imm8,an" and "mov imm16,dn".
|
|
|
|
|
|
1996-12-01 23:10:04 +00:00
|
|
|
Sun Dec 1 16:05:42 1996 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
1996-12-02 08:35:20 +00:00
|
|
|
* simops.c: Fix overflow computation for many instructions.
|
|
|
|
|
|
1996-12-06 07:57:21 +00:00
|
|
|
* simops.c: Fix "mov dm, an", "movbu dm, (an)", and "movhu dm, (an)".
|
1996-12-02 07:38:10 +00:00
|
|
|
|
1996-12-02 04:23:37 +00:00
|
|
|
* simops.c: Fix "mov am, dn".
|
|
|
|
|
|
1996-12-01 23:10:04 +00:00
|
|
|
* simops.c: Fix more bugs in "add imm,an" and
|
|
|
|
|
"add imm,dn".
|
|
|
|
|
|
1996-11-27 16:25:03 +00:00
|
|
|
Wed Nov 27 09:20:42 1996 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
1996-11-27 23:20:24 +00:00
|
|
|
* simops.c: Fix bugs in "movm" and "add imm,an".
|
|
|
|
|
|
1996-11-27 18:36:54 +00:00
|
|
|
* simops.c: Don't lose the upper 24 bits of the return
|
|
|
|
|
pointer in "call" and "calls" instructions. Rough cut
|
|
|
|
|
at emulated system calls.
|
|
|
|
|
|
1996-11-27 17:56:10 +00:00
|
|
|
* simops.c: Implement the remaining 5, 6 and 7 byte instructions.
|
|
|
|
|
|
1996-11-27 17:19:44 +00:00
|
|
|
* simops.c: Implement remaining 4 byte instructions.
|
|
|
|
|
|
|
|
|
|
* simops.c: Implement remaining 3 byte instructions.
|
1996-11-27 16:51:30 +00:00
|
|
|
|
1996-11-27 16:25:03 +00:00
|
|
|
* simops.c: Implement remaining 2 byte instructions. Call
|
|
|
|
|
abort for instructions we're not implementing now.
|
|
|
|
|
|
1996-11-26 22:58:24 +00:00
|
|
|
Tue Nov 26 15:43:41 1996 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
1996-11-27 07:20:36 +00:00
|
|
|
* simops.c: Implement lots of random instructions.
|
|
|
|
|
|
1996-11-27 05:29:49 +00:00
|
|
|
* simops.c: Implement "movm" and "bCC" insns.
|
|
|
|
|
|
1996-11-27 00:53:25 +00:00
|
|
|
* mn10300_sim.h (_state): Add another register (MDR).
|
|
|
|
|
(REG_MDR): Define.
|
|
|
|
|
* simops.c: Implement "cmp", "calls", "rets", "jmp" and
|
|
|
|
|
a few additional random insns.
|
|
|
|
|
|
1996-11-26 22:58:24 +00:00
|
|
|
* mn10300_sim.h (PSW_*): Define for CC status tracking.
|
|
|
|
|
(REG_D0, REG_A0, REG_SP): Define.
|
|
|
|
|
* simops.c: Implement "add", "addc" and a few other random
|
|
|
|
|
instructions.
|
1996-11-26 20:40:19 +00:00
|
|
|
|
|
|
|
|
* gencode.c, interp.c: Snapshot current simulator code.
|
|
|
|
|
|
1996-11-25 19:52:08 +00:00
|
|
|
Mon Nov 25 12:46:38 1996 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
|
|
|
|
* Makefile.in, config.in, configure, configure.in: New files.
|
|
|
|
|
* gencode.c, interp.c, mn10300_sim.h, simops.c: New files.
|
|
|
|
|
|
