* simops.c: Fix "rol" and "ror".
Something I noticed while working on the mn10200.
This commit is contained in:
parent
6b01dc653b
commit
b4b290a020
2 changed files with 10 additions and 2 deletions
|
@ -1,3 +1,11 @@
|
|||
Thu Jan 16 11:28:14 1997 Jeffrey A Law (law@cygnus.com)
|
||||
|
||||
* simops.c: Fix "rol" and "ror".
|
||||
|
||||
Wed Jan 15 06:45:58 1997 Jeffrey A Law (law@cygnus.com)
|
||||
|
||||
* simops.c: Fix typo in last change.
|
||||
|
||||
Mon Jan 13 13:22:35 1997 Jeffrey A Law (law@cygnus.com)
|
||||
|
||||
* simops.c: Use REG macros in few places not using them yet.
|
||||
|
|
|
@ -2219,7 +2219,7 @@ void OP_F284 (insn, extension)
|
|||
c = (value & 0x1);
|
||||
|
||||
value >>= 1;
|
||||
value |= ((PSW & PSW_C) != 0) ? 0x80000000 : 0;
|
||||
value |= (c) ? 0x80000000 : 0;
|
||||
State.regs[REG_D0 + REG0 (insn)] = value;
|
||||
z = (value == 0);
|
||||
n = (value & 0x80000000) != 0;
|
||||
|
@ -2238,7 +2238,7 @@ void OP_F280 (insn, extension)
|
|||
c = (value & 0x80000000) ? 1 : 0;
|
||||
|
||||
value <<= 1;
|
||||
value |= ((PSW & PSW_C) != 0);
|
||||
value |= c;
|
||||
State.regs[REG_D0 + REG0 (insn)] = value;
|
||||
z = (value == 0);
|
||||
n = (value & 0x80000000) != 0;
|
||||
|
|
Loading…
Reference in a new issue