1996-11-27 16:25:03 +00:00
|
|
|
Wed Nov 27 09:20:42 1996 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
|
|
|
|
* simops.c: Implement remaining 2 byte instructions. Call
|
|
|
|
|
abort for instructions we're not implementing now.
|
|
|
|
|
|
1996-11-26 22:58:24 +00:00
|
|
|
Tue Nov 26 15:43:41 1996 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
1996-11-27 07:20:36 +00:00
|
|
|
* simops.c: Implement lots of random instructions.
|
|
|
|
|
|
1996-11-27 05:29:49 +00:00
|
|
|
* simops.c: Implement "movm" and "bCC" insns.
|
|
|
|
|
|
1996-11-27 00:53:25 +00:00
|
|
|
* mn10300_sim.h (_state): Add another register (MDR).
|
|
|
|
|
(REG_MDR): Define.
|
|
|
|
|
* simops.c: Implement "cmp", "calls", "rets", "jmp" and
|
|
|
|
|
a few additional random insns.
|
|
|
|
|
|
1996-11-26 22:58:24 +00:00
|
|
|
* mn10300_sim.h (PSW_*): Define for CC status tracking.
|
|
|
|
|
(REG_D0, REG_A0, REG_SP): Define.
|
|
|
|
|
* simops.c: Implement "add", "addc" and a few other random
|
|
|
|
|
instructions.
|
1996-11-26 20:40:19 +00:00
|
|
|
|
|
|
|
|
* gencode.c, interp.c: Snapshot current simulator code.
|
|
|
|
|
|
1996-11-25 19:52:08 +00:00
|
|
|
Mon Nov 25 12:46:38 1996 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
|
|
|
|
* Makefile.in, config.in, configure, configure.in: New files.
|
|
|
|
|
* gencode.c, interp.c, mn10300_sim.h, simops.c: New files.
|
|
|
|
|
|
