darkkirb/old-cross-binutils
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity
41974 commits 1 branch 0 tags 272 MiB
Commit graph

228 commits

Author SHA1 Message Date
Nick Clifton
d1cf510e5e Add MIPS r12k support 2001-05-23 17:26:40 +00:00
John Healy
e281c45770 2001-05-23 John Healy <jhealy@redhat.com> 
* cgen.h: Increased CGEN_MAX_SYNTAX_ELEMENTS to 48.
 2001-05-23 15:34:43 +00:00
Nick Clifton
aa5f19f2b9 Fix MIPS disassembler so that it produces reassemblable code. 2001-05-15 12:11:13 +00:00
Alan Modra
67d6227df7 Correct cvtps2dq, movdq2q, movq2dq, and movq problems. 2001-05-12 09:52:40 +00:00
Alan Modra
992aaec9a9 Assorted fixes to pinsrw, pextrw, pmovmskb, movmskp, maskmovq. 2001-05-04 11:10:55 +00:00
Hans-Peter Nilsson
4ef7f0bf1c * cris.h (enum cris_insn_version_usage): Correct comment for 
cris_ver_v3p.
 2001-04-05 19:35:17 +00:00
Alan Modra
0f17484fd3 Small tweaks to sse2 instructions. 2001-03-24 06:29:16 +00:00
Hans-Peter Nilsson
7ccb52381a * cris.h (ADD_PC_INCR_OPCODE): New macro. 2001-03-22 16:09:20 +00:00
Kazu Hirata
361bfa20e5 2001-03-21 Kazu Hirata <kazu@hxi.com> 
* h8300.h: Fix formatting.
 2001-03-22 02:51:19 +00:00
Alan Modra
87890af05c paddq and psubq support. 2001-03-22 02:27:54 +00:00
Alan Modra
2e98d2de04 Fix register name printed in warning message. 2001-03-19 11:28:20 +00:00
Nick Clifton
4f1d9bd8e2 Fix typos in ChangeLogs; add coff/external.h; fix copyright dates 2001-03-14 02:27:44 +00:00
Nick Clifton
80a523c2e1 new defines for Coldfire V4. 2001-02-28 23:47:10 +00:00
Nick Clifton
e135f41bc2 Add PDP-11 support 2001-02-18 23:33:11 +00:00
Jan Hubicka
76f227a511 * i386.h (i386_optab): SSE integer converison instructions have 
64bit versions on x86-64.
	* i386-dis.c (prefix_user_t): Add 'Y' to SSE ineger converison
	instructions.
	(putop): Handle 'Y'
 2001-02-12 16:42:49 +00:00
Nick Clifton
8eaec934e2 Remove extraneous whitespace 2001-02-10 22:26:55 +00:00
Nick Clifton
a85d7ed0f0 Add s390 support 2001-02-10 00:58:38 +00:00
Patrick Macdonald
0715dc88cf Binutils portion of fix for syntax array elements when max 
operands is greater than 127.

	2001-02-02  Patrick Macdonald  <patrickm@redhat.com>

	* cgen.h (CGEN_SYNTAX_CHAR_TYPE): Typedef as unsigned short.
	(CGEN_MAX_SYNTAX_ELEMENTS): Rename from CGEN_MAX_SYNTAX_BYTES.
	(CGEN_SYNTAX): Define using CGEN_MAX_SYNTAX_ELEMENTS.

	* fr30-desc.h: Regenerate with CGEN_MAX_SYNTAX_ELEMENTS.
	* m32r-desc.h: Regenerate.
 2001-02-02 23:04:40 +00:00
Alan Modra
296bc5686a Fix swapgs instruction. 2001-01-24 07:32:34 +00:00
Alan Modra
1328dc9844 Adds assembly and dis-assembly support for the HPPA wide 
mode, 16 bit forms of ldi, ldo, ldw and stw instructions.
 2001-01-14 05:14:45 +00:00
Jan Hubicka
e2914f484e * i386.c (md_assemble): Check cpu_flags even for nullary instructions. 
* i386.h (i386_optab): Fix pusha and ret templates.

	* i386-dis.c (dis386_att, disx86_64_att): Fix ret, lret and iret
	templates.
 2001-01-13 09:05:55 +00:00
Nick Clifton
0d2bcfafbf Updated ARC assembler from arccores.com 2001-01-11 21:20:20 +00:00
Jan Hubicka
7c2b079e27 * i386.h (pinsrw): Add. 
(pshufw): Remove.
	(cvttpd2dq): Fix operands.
	(cvttps2dq): Likewise.
	(movq2q): Rename to movdq2q.
 2001-01-10 14:31:46 +00:00
Alan Modra
079966a8ad Fix "movnti" 2001-01-10 00:24:43 +00:00
Jeff Johnston
8c1f9e76d2 2001-01-09 Jeff Johnston <jjohnstn@redhat.com> 
* cgen.h (CGEN_SYNTAX_CHAR_TYPE): New typedef based on max number
        of operands (unsigned char or unsigned short).
        (CGEN_SYNTAX): Changed to make array CGEN_SYNTAX_CHAR_TYPE.
        (CGEN_SYNTAX_CHAR): Changed to cast to unsigned char.
 2001-01-09 17:01:07 +00:00
Jan Hubicka
7bc70a8e57 * tc-i386.c (md_assemble): Handle third byte of the opcode as prefix. 
* i386.h (i386_optab): Make [sml]fence template to use immext field.
 2001-01-05 12:30:12 +00:00
Jan Hubicka
6f8c0c4ccc * tc-i386.h (CpuK6, CpuAthlon, CpuSledgehammer, CpuMMX, Cpu3dnow, 
CpuUnknown): Renumber
	(CpuP4, CpuSSE2): New.
	(CpuUnknownFlags): Add CpuP4 and CpuSSE2

	* i386.h (i386_optab): Fix 64bit pushf template; Add instructions
	introduced by Pentium4
 2001-01-03 15:36:26 +00:00
Jan Hubicka
c0d8940f87 * configure.in: Add support for x86_64 and x86_64-*-linux-gnu* 
* NEWS: Add x86_64.

	* i386.h (i386_optab): Add "rex*" instructions;
	add swapgs; disable jmp/call far direct instructions for
	64bit mode; add syscall and sysret; disable registers for 0xc6
	template.  Add 'q' suffixes to extendable instructions, disable
	obsoletted instructions, add new sign/zero extension ones.
	(i386_regtab): Add extended registers.
	(*Suf): Add No_qSuf.
	(q_Suf, wlq_Suf, bwlq_Suf): New.
 2000-12-30 18:05:10 +00:00
Jan Hubicka
3e73aa7c95 * tc-i386.h (i386_target_format): Define even for ELFs. 
(QWORD_MNEM_SUFFIX): New macro.
	(CpuK6,CpuAthlon,CpuSledgehammer, Cpu64, CpuNo64, CpuUnknownFlags):
	New macros
	(CpuMMX,CpuSSE,Cpu3dnow, CpuUnknown): Renumber.
	(IgnoreSize, DefaultSize, No_?Suf, FWait, IsString, regKludge, IsPrefix,
	ImmExt): Renumber.
	(Size64, No_qSuf, NoRex64, Rex64): New macros.
	(Reg64, Imm32S, Imm64, Disp32S, Disp64): New macros.
	(Imm8, Imm8S, Imm16, Imm32, Imm1, BaseIndex, Disp8, Disp16, Disp32,
	InOutPortReg,ShiftCount, Control, Debug, Test, FloatReg, FloatAcc,
	SReg2, SReg3, Acc, JumpAbsolute, RegMMX, RegXMM, EsSeg, InvMem): Renumber.
	(Reg, WordReg): Add Reg64.
	(Imm): Add Imm32S and Imm64.
	(EncImm): New.
	(Disp): Add Disp64 and Disp32S.
	(AnyMem): Add Disp32S.
	(RegRex, RegRex64): New macros.
	(rex_byte): New type.
	* tc-i386.c (set_16bit_code_flag): Kill.
	(fits_in_unsigned_long, fits_in_signed_long): New functions.
	(reloc): New parameter "signed"; support x86_64.
	(set_code_flag): New.
	(DEFAULT_ARCH): New macro; default to "i386".
	(default_arch): New static variable.
	(struct _i386_insn): New fields Operand_PCrel; rex.
	(flag_16bit_code): Kill; All tests replaced to "flag_code == CODE_64BIT";
	(flag_code): New enum and static variable.
	(use_rela_relocations): New static variable.
	(flag_code_names): New static variable.
	(cpu_arch_flags): Default to CpuUnknownFlags|CpuNo64.
	(cpu_arch): Add "sledgehammer"; Add CPUAthlon to Athlon and CpuK6 to
	K6 and Athlon.
	(i386_align_code): Return plain "nop" for x86_64.
	(mode_from_disp_size): Support Disp32S.
	(smallest_imm_type): Support Imm32S and Imm64.
	(offset_in_range): Support size of 8.
	(set_cpu_arch): Do not clobber to Cpu64/CpuNo64.
	(md_pseudo_table): Add "code64"; use set_code_flat.
	(md_begin): Emit sane error message on hash failure.
	(tc_i386_fix_adjustable): Support x86_64 relocations.
	(md_assemble): Support QWORD_MNEM_SUFFIX, REX registers,
	instructions supported on particular arch just partially,
	output of 64bit immediates, handling of Imm32S and Disp32S type.
	(i386_immedaite): Support x86_64 relocations; support 64bit constants.
	(i386_displacement): Likewise.
	(i386_index_check): Cleanup; support 64bit addresses.
	(md_apply_fix3): Support x86_64 relocation and rela.
	(md_longopts): Add "32" and "64".
	(md_parse_option): Add OPTION_32 and OPTION_64.
	(i386_target_format): Call even for ELFs; choose between
	elf64-x86-64 and elf32-i386.
	(i386_validate_fix): Refuse GOTOFF in 64bit mode.
	(tc_gen_reloc): Support rela relocations and x86_64.
	(intel_e09_1): Support QWORD.

	* i386.h (i386_optab): Replace "Imm" with "EncImm".
	(i386_regtab): Add flags field.
 2000-12-20 13:24:13 +00:00
Nick Clifton
bf40d919f9 Fix Formatting. 2000-12-12 19:25:07 +00:00
Nick Clifton
c6c98b3833 Add MIPS SB1 machine 2000-12-02 01:10:33 +00:00
Nick Clifton
84ea6cf2c5 Add MIPS V and MIPS 64 machine numbers 2000-12-02 00:55:22 +00:00
Nick Clifton
e7af610e14 Add MIPS32 as a seperate MIPS architecture 2000-12-01 21:35:38 +00:00
Nick Clifton
4372b67322 Improve MIPS32 support 2000-12-01 20:05:32 +00:00
Jakub Jelinek
19f7b01094 gas/ 
* config/tc-sparc.c (sparc_ip): Fix a bug which caused v9_arg_p
	instructions to loose any special insn->architecture mask.

	* config/tc-sparc.c (v9a_asr_table): Add v9b ASRs.
	(sparc_md_end, sparc_arch_types, sparc_arch,
	sparc_elf_final_processing): Handle v8plusb and v9b architectures.
	(sparc_ip): Handle siam mode operands. Support v9b ASRs (and
	request v9b architecture if they are used).

bfd/
	* elf32-sparc.c (elf32_sparc_merge_private_bfd_data,
	elf32_sparc_object_p, elf32_sparc_final_write_processing):
	Support v8plusb.
	* elf64-sparc.c (sparc64_elf_merge_private_bfd_data,
	sparc64_elf_object_p): Support v9b.
	* archures.c: Declare v8plusb and v9b machines.
	* bfd-in2.h: Ditto.
	* cpu-sparc.c: Ditto.

include/opcode/
	* sparc.h (enum sparc_opcode_arch_val): Add SPARC_OPCODE_ARCH_V9B.
	Note that '3' is used for siam operand.

opcodes/
	* sparc-dis.c (v9a_asr_reg_names): Add v9b ASRs.
	(compute_arch_mask): Add v8plusb and v9b machines.
	(print_insn_sparc): siam mode decoding, accept ASRs up to 25.
	* opcodes/sparc-opc.c: Support for Cheetah instruction set.
	(prefetch_table): Add #invalidate.
 2000-10-20 10:38:47 +00:00
Jim Wilson
139368c9f3 Fix ia64 gas testsuite. Update ia64 DV tables. Fix ia64 gas testsuite again. 
gas/ChangeLog
	* config/tc-ia64.c (dv_sem): Add "stop".
	(specify_resource, case IA64_RS_PR): Only handles regs 1 to 15 now.
	(specify_resource, case IA64_RS_PRr): New for regs 16 to 62.
	(specify_resource, case IA64_RS_PR63): Reorder (note == 7) test to
	match above.
	(mark_resources): Check IA64_RS_PRr.
gas/testsuite/ChangeLog
	* gas/ia64/dv-raw-err.s: Add new testcases for PR%, 16 - 62.
	* gas/ia64/dv-waw-err.s: Likewise.
	* gas/ia64/dv-imply.d: Regenerate.
	* gas/ia64/dv-mutex.d, gas/ia64/dv-raw-err.l, gas/ia64/dv-safe.d,
	gas/ia64/dv-srlz.d, gas/ia64/dv-war-err.l, gas/ia64/dv-waw-err.l,
	gas/ia64/opc-f.d, gas/ia64/opc-i.d, gas/ia64/opc-m.d: Likewise.
include/opcode/ChangeLog
	* ia64.h (enum ia64_dependency_semantics): Add IA64_DVS_STOP.
opcodes/ChangeLog
	* ia64-dis.c (print_insn_ia64): Revert Aug 7 byte skip count change.
	* ia64-gen.c (parse_semantics): Handle IA64_DVS_STOP.
	(lookup_specifier): Handle "PR%, 1 to 15" and "PR%, 16 to 62".
	* ia64-ic.tbl, ia64-raw.tbl, ia64-war.tbl, ia64-waw.tbl: Update.
	* ia64-asmtab.c: Regnerate.
 2000-09-22 19:43:50 +00:00
Nick Clifton
156c2f8bf7 Add support for the MIPS32 2000-09-14 01:47:38 +00:00
Alan Modra
3c5ce02eb8 doco addition. 2000-09-05 05:22:24 +00:00
Jim Wilson
50b81f1903 Fix 3 DV bugs, and a few minor cleanups. 
gas/
	* config/tc-ia64.c (specify_resource, case IA64_RS_GR): Handle
	postincrement modified registers.  Handle IA64_OPND_R3_2 addl
	source registers.
	(note_register_values): Handle IA64_OPND_R3_2 operands.
gas/testsuite/
	* gas/ia64/dv-raw-err.s: Add new tests for addl and postinc.
	* gas/ia64/dv-raw-err.l: Likewise.
	* gas/ia64/dv-waw-err.l: Update sed pattern.
	* gas/ia64/opc-f.pl: Delete fpsub, and fpadd comment.
	* gas/ia64/opc-f.s, gas/ia64/opc-f.d: Regenerate.
include/opcode/
	* ia64.h (IA64_OPCODE_POSTINC): New.
opcodes/
	* ia64-ic.tbl (pr-readers-nobr-nomovpr): Add addl, adds.  Delete
	break, mov-immediate, nop.
	* ia64-opc-f.c: Delete fpsub instructions.
	* ia64-opc-m.c: Add POSTINC to all instructions with postincrement
	address operand.  Rewrite using macros to avoid long lines.
	* ia64-opc.h (POSTINC): Define.
	* ia64-asmtab.c: Regenerate.
 2000-08-16 23:20:15 +00:00
H.J. Lu
fc29466dba 2000-08-15 H.J. Lu <hjl@gnu.org> 
* i386.h: Swap the Intel syntax "movsx"/"movzx" due to the
	IgnoreSize change.
 2000-08-16 17:29:23 +00:00
Denis Chertykov
45ee1401ab * avr.h (AVR_UNDEF_P, AVR_SKIP_P, AVR_DISP0_P): New macros. 
Move related opcodes closer to each other.
	Minor changes in comments, list undefined opcodes.
 2000-08-06 14:09:14 +00:00
Dave Brolley
9d551405de 2000-07-26 Dave Brolley <brolley@redhat.com> 
* cgen.h (cgen_hw_lookup_by_num): Second parameter is unsigned.
 2000-07-26 22:44:42 +00:00
Hans-Peter Nilsson
c848861769 cris.h: New file. 2000-07-20 15:39:41 +00:00
Nick Clifton
65aa24b6e8 Applied Marek Michalkiewicz <marekm@linux.org.pl>'s patch to ehance the AVR port. 2000-06-27 01:45:30 +00:00
Nick Clifton
60bcf0fa8c Applied Stephane Carrez <Stephane.Carrez@worldnet.fr> patches to add support 
for m68hc11 and m68hc12 processors.
 2000-06-19 01:22:44 +00:00
Denis Chertykov
60a2978a70 * avr.h: clr,lsl,rol, ... moved after add,adc, ... 2000-06-09 18:02:05 +00:00
Denis Chertykov
68ab2dd99e * avr.h: New file with AVR opcodes. 2000-06-07 17:48:35 +00:00
Donald Lindsay
f0662e279c Define the ALONE flag bit, for use in the opcode table. 2000-05-25 22:23:45 +00:00
Alan Modra
b722f2be22 Allow d suffix on iret 2000-05-23 00:36:39 +00:00
Alan Modra
f9e0cf0b83 Fix fild. 2000-05-17 00:47:51 +00:00
Frank Ch. Eigler
f660ee8b2e * cgen/opcodes fix 
* approved by nickc

[opcodes/ChangeLog]
2000-05-16  Frank Ch. Eigler  <fche@redhat.com>

	* fr30-desc.h: Partially regenerated to account for changed
	CGEN_MAX_* -> CGEN_ACTUAL_MAX_* macros.
	* m32r-desc.h: Ditto.

[include/opcode/ChangeLog]
2000-05-16  Frank Ch. Eigler  <fche@redhat.com>

	* cgen.h (CGEN_MAX_SYNTAX_BYTES): Increase to 32.  Check that
	it exceeds CGEN_ACTUAL_MAX_SYNTAX_BYTES, if set.
	(CGEN_MAX_IFMT_OPERANDS): Increase to 16.  Check that it exceeds
	CGEN_ACTUAL_MAX_IFMT_OPERANDS, if set.
 2000-05-16 19:28:07 +00:00
Alan Modra
558b0a60a8 Fix cpu_flags for sys{enter,exit} fx{save,restore} 2000-05-13 14:01:54 +00:00
Alan Modra
e413e4e996 `.arch cpu_type' pseudo for x86. 2000-05-13 09:26:23 +00:00
Timothy Wall
5c84d377b6 Support for tic54x target. 2000-05-06 17:14:34 +00:00
J.T. Conklin
966f959b21 * ppc.h (PPC_OPCODE_ALTIVEC): New opcode flag for vector unit. 
(PPC_OPERAND_VR): New operand flag for vector registers.
 2000-05-03 22:19:45 +00:00
Jeff Law
c5d05dbb5e * h8300.h (EOP): Add missing initializer. 2000-05-01 16:55:50 +00:00
Jeff Law
a7fba0e099 * hppa.h (pa_opcodes): New opcodes for PA2.0 wide mode 
forms of ld/st{b,h,w,d} and fld/fst{w,d} (16-bit displacements).
        New operand types l,y,&,fe,fE,fx added to support above forms.
        (pa_opcodes): Replaced usage of 'x' as source/target for
        floating point double-word loads/stores with 'fx'.

Fr
 2000-04-21 21:04:04 +00:00
Jim Wilson
800eeca487 IA-64 ELF support. 2000-04-21 20:22:24 +00:00
Nick Clifton
ba23e138c9 Fix value of SHORT_A1. 
Move SHORT_AR to end of list of short instructions.
 2000-03-27 20:17:02 +00:00
Alan Modra
d0b4722035 Mostly cosmetic. Fixes to comments. Don't start as_bad and as_warn 
messages with capital.  Don't malign Unixware, malign SysV386 instead.
 2000-03-26 14:13:02 +00:00
Nick Clifton
866afedcb4 Apply patch for 100679 2000-03-02 23:01:40 +00:00
Alan Modra
cc5ca5ce51 Extend the i386 gas testsuite to do some tests for intel_syntax. Fix all 
the errors exposed by this addition.  These were intel mode
"fi... word ptr", "fi... dword ptr", "jmp Imm seg, Imm offset", "out dx,al".
The failure with intel "out dx,al" was also present in att "out al,dx".
Extend testsuite to catch this case too.
 2000-02-25 11:41:12 +00:00
Nick Clifton
68e324a2b8 Rename 'flags' to 'signed_overflow_ok_p' 2000-02-24 23:57:23 +00:00
Andrew Haley
60f036a265 2000-02-24 Andrew Haley <aph@cygnus.com> 
* cgen.h (CGEN_INSN_MACH_HAS_P): New macro.
        (CGEN_CPU_TABLE): flags: new field.
        Add prototypes for new functions.
 2000-02-24 21:56:53 +00:00
Alan Modra
9b9b5cd47d Forgot Changelog for last i386.h change. 2000-02-24 12:41:54 +00:00
Alan Modra
5b93d8bb51 Add IBM 370 support. 2000-02-23 13:52:23 +00:00
Andrew Haley
87f398dd6a g2000-02-22 Andrew Haley <aph@cygnus.com> 
* mips.h: (OPCODE_IS_MEMBER): Add comment.
 2000-02-22 19:01:25 +00:00
Andrew Haley
9a1e79ca63 ChangeLog change only. 2000-02-22 16:59:39 +00:00
Andrew Haley
367c01aff9 1999-12-30 Andrew Haley <aph@cygnus.com> 
* mips.h (OPCODE_IS_MEMBER): Add gp32 arg.
 2000-02-22 14:39:20 +00:00
Alan Modra
add0c67765 Cosmetic changes to tc-i386.[ch] + extend x86 gas testsuite jmp and 
call tests + tweak intel mode far call and jmp.
 2000-01-15 12:06:03 +00:00
Alan Modra
3138f287b1 x86 indirect jump/call syntax fixes. Disassembly fix for lcall. 1999-12-27 16:10:31 +00:00
Jeff Law
ccecd07b7e * mn10300.h: Add new operand types. Add new instruction formats. 1999-12-01 10:05:24 +00:00
Jeff Law
b37e19e99a * hppa.h (pa_opcodes): Correctly handle immediate for PA2.0 "bb" 
instruction.
 1999-11-25 03:28:22 +00:00
Gavin Romig-Koch
5fce5ddfd3 For include/opcode: 
* mips.h (INSN_ISA5): New.

For opcodes:

	* mips-opc.c (I5): New.
	(abs.ps,add.ps,alnv.ps,c.COND.ps,cvt.s.pl,cvt.s.pu,cvt.ps.s
	madd.ps,movf.ps,movt.ps,mul.ps,net.ps,nmadd.ps,nmsub.ps,
	pll.ps,plu.ps,pul.ps,puu.ps,sub.ps,suxc1,luxc1): New.
 1999-11-18 19:53:48 +00:00
Gavin Romig-Koch
2bd7f1f332 For include/opcode: 
* mips.h (OPCODE_IS_MEMBER): New.

For gas:

	* config/tc-mips.c (macro_build): Use OPCODE_IS_MEMBER.
	(mips_ip): Use OPCODE_IS_MEMBER.

For opcodes:

	* mips-dis.c (_print_insn_mips): Use OPCODE_IS_MEMBER.
 1999-11-01 19:29:55 +00:00
Nick Clifton
4df2b5c55e Define SHORT_AR (fix for CR: 101340) 1999-10-29 09:49:04 +00:00
Michael Meissner
446a06c9b8 Add md expression support; Cleanup alpha warnings 1999-10-18 22:29:15 +00:00
Jeff Law
eca04c6a4a * hppa.h (pa_opcodes): Add load and store cache control to 
instructions.  Add ordered access load and store.

        * hppa.h (pa_opcode): Add new entries for addb and addib.

        * hppa.h (pa_opcodes): Fix cmpb and cmpib entries.

        * hppa.h (pa_opcodes):  Add entries for cmpb and cmpib.
 1999-10-10 07:55:25 +00:00
Diego Novillo
c43185deeb Added seven new instructions ld, ld2w, sac, sachi, slae, st and 
st2w for d10v. Created new testsuite for d10v to verify new
instructions.
 1999-10-07 06:17:04 +00:00
Jeff Law
390f858d11 * hppa.h (pa_opcodes): Add "call" and "ret". Clean up "b", "bve" 
and "be" using completer prefixes.
 1999-09-23 14:29:10 +00:00
Jeff Law
8c47ebd96b * hppa.h (pa_opcodes): Add initializers to silence compiler. 1999-09-23 13:14:33 +00:00
Jeff Law
ec3533da58 * hppa.h: Update comments about character usage. 1999-09-23 13:10:07 +00:00
Jeff Law
18369bea46 * hppa.h (pa_opcodes): Fix minor thinkos introduced while cleaning 
up the new fstw & bve instructions.
 1999-09-20 09:57:19 +00:00
Jeff Law
d3ffb03249 * hppa.h (pa_opcodes): Add remaining PA2.0 integer load/store 
instructions.
 1999-09-19 20:05:00 +00:00
Jeff Law
c49ec3da04 * hppa.h (pa_opcodes): Add remaining PA2.0 FP load/store instructions. 1999-09-19 19:43:06 +00:00
Jeff Law
5d2e7eccb2 * hppa.h (pa_opcodes): Add long offset double word load/store 
instructions.
 1999-09-19 19:19:50 +00:00
Jeff Law
6397d1a2e8 * hppa.h (pa_opcodes): Add FLAG_STRICT variants of FP loads and 
stores.
 1999-09-19 18:54:23 +00:00
Jeff Law
142f0fe0fb * hppa.h (pa_opcodes): Handle PA2.0 fcnv, fcmp and ftest insns. 1999-09-19 18:44:13 +00:00
Jeff Law
f5a68b4510 * hppa.h (pa_opcodes): Finish support for PA2.0 "b" instructions. 1999-09-19 18:10:28 +00:00
Jeff Law
8235801e55 * hppa.h (pa_opcodes): Handle PA2.0 "bve" instructions. 1999-09-19 17:39:17 +00:00
Jeff Law
35184366b0 * hppa.h (pa_opcodes): Add new syntax "be" instructions. 1999-09-19 17:16:08 +00:00
Jeff Law
f0bfde5ebf * hppa.h (pa_opcodes): Note use of 'M' and 'L'. 1999-09-19 17:12:55 +00:00
Jeff Law
27bbbb582a * hppa.h (pa_opcodes): Add support for "b,l". 1999-09-19 16:55:09 +00:00
Jeff Law
c36efdd208 * hppa.h (pa_opcodes): Add support for "b,gate". 1999-09-19 16:41:51 +00:00
Jeff Law
9392fb1136 * hppa.h (pa_opcodes): Use 'fX' for first register operand 
in xmpyu.
 1999-09-18 18:08:34 +00:00
Jeff Law
e0c52e9997 * hppa.h (pa_opcodes): Fix mask for probe and probei. 1999-09-18 17:49:43 +00:00
Jeff Law
f2727d047c * hppa.h (pa_opcodes): Fix mask for depwi. 1999-09-18 17:43:47 +00:00
Jeff Law
52d836e28f * hppa.h (pa_opcodes): Add "addil" variant which has the %r1 as 
an explicit output argument.
 1999-09-07 19:46:47 +00:00
Jeff Law
90765e3a9e * hppa.h: Add strict variants of PA1.0/PA1.1 loads and stores. 
Add a few PA2.0 loads and store variants.
 1999-09-06 10:42:11 +00:00
Ian Lance Taylor
8340b17f41 1999-09-04 Steve Chamberlain <sac@pobox.com> 
* pj.h: New file.
 1999-09-04 17:16:21 +00:00
Alan Modra
5f47d35be1 Allow spaces in i386 FP reg names, eg. %st ( 1 ). 1999-08-29 23:44:27 +00:00
Jeff Law
7d8fdb64f6 * hppa.h (pa_opcodes): Replace 'f' by 'v'. Prefix float register args 
by 'f'.
 1999-08-29 07:51:43 +00:00
Jeff Law
90927b9c0e * hppa.h (pa_opcodes): Add extrd, extrw, depd, depdi, depw, depwi. 
Add supporting args.
 1999-08-28 10:58:26 +00:00
Jeff Law
1d16bf9c3b * hppa.h: Document new completers and args. 
* hppa.h (pa_opcodes):  Add 64 bit patterns and pa2.0 syntax for uxor,
        uaddcm, dcor, addi, add, sub, subi, shladd, rfi, and probe.  Add pa2.0
        extensions for ssm, rsm, pdtlb, pitlb.  Add performance instructions
        pmenb and pmdis.
 1999-08-28 10:16:15 +00:00
Jeff Law
96226a686f * hppa.h (pa_opcodes): Add pa2.0 instructions hadd, hshl, 
hshr, hsub, mixh, mixw, permh.
 1999-08-28 08:46:57 +00:00
Jeff Law
5d4ba527e1 * hppa.h (pa_opcodes): Change completers in instructions to 
use 'c' prefix.
 1999-08-28 08:16:55 +00:00
Jeff Law
e9fc28c6b6 * hppa.h (pa_opcodes): Add popbts, new forms of bb, havg, 
hshladd, hshradd, shrpd, and shrpw instructions.  Update arg comments.
 1999-08-28 06:41:11 +00:00
Jeff Law
1c1432026f * hppa.h (pa_opcodes): Change fmpyfadd, fmpynfadd, fneg, 
fnegabs to use 'I' instead of 'F'.
 1999-08-28 06:27:12 +00:00
Alan Modra
9e525108fe Add AMD athlon support to x86 assembler and disassembler. 1999-08-21 12:40:39 +00:00
Doug Evans
e8da1bf1bd * cgen.h (CGEN_INSN_MACH_HAS_P): New macro. 1999-08-19 05:45:30 +00:00
Jeff Law
5696871a98 * hppa.h (pa_opcodes): Add 64 bit versions of or, xor, and, 
and andcm.  Add 32 and 64 bit version of cmpclr, cmpiclr.
 1999-08-06 16:03:53 +00:00
Jeff Law
7d62725820 * hppa.h: Document 64 bit condition completers. 1999-08-06 15:49:29 +00:00
Jeff Law
c5e5291642 * hppa.h (pa_opcodes): Change condition args to use '?' prefix. 1999-08-05 22:58:08 +00:00
Alan Modra
eecb386cd7 Support for gcc to generate 16-bit i386 code. (.code16gcc) 1999-08-04 10:07:41 +00:00
Jeff Law
88a380f31e * hppa.h (pa_opcodes): Add "pushnom" and "pushbts". 
* hppa.h (pa_opcodes): Mark all PA2.0 opcodes with FLAG_STRICT.
 1999-07-28 10:31:15 +00:00
Jeff Law
d60e8dcabe * hppa.h (pa_opcodes): Change xmpyu, fmpyfadd, 
and fmpynfadd to use 'J' and 'K' instead of 'E' and 'X'.
 1999-07-28 08:06:30 +00:00
Alan Modra
145cf1f06b o 
include/opcode/i386.h: Add "undocumented" AMD 3DNow! pf2iw, pi2fw, pswapw
 1999-07-13 07:41:46 +00:00
Jeff Law
7382664060 * hppa.h (struct pa_opcode): Add new field "flags". 
(FLAGS_STRICT): Define.
 1999-06-30 23:20:56 +00:00
Jeff Law
f7fc668b8e * hppa.h (pa_opcodes): Add pa2.0 clrbts instruction. 1999-06-25 03:29:45 +00:00
Jeff Law
b65db25218 * hppa.h (pa_opcodes): Add entries for mfia and mtsarcm instructions. 1999-06-25 03:23:12 +00:00
Alan Modra
1008451944 P 
include/opcode/i386.h: Allow bswapl, arplw, and other dodgy insns.
opcodes/i386-dis.c: Fix a comment
 1999-06-23 06:00:14 +00:00
Jeff Law
cd8a80baf2 * hppa.h (pa_opcodes): Move integer arithmetic instructions after 
integer logical instructions.
 1999-05-28 14:26:52 +00:00
Ian Lance Taylor
1fca749bd1 1999-05-28 Linus Nordberg <linus.nordberg@canit.se> 
* m68k.h: Document new formats `E', `G', `H' and new places `N',
	`n', `o'.
	* m68k.h: Define mcf5206e, mcf5307, mcf.  Document new format `u'
	and new places `m', `M', `h'.
 1999-05-27 22:31:03 +00:00
Jeff Law
aa00890758 * hppa.h (pa_opcodes): Add several processor specific system 
instructions.
 1999-05-27 03:19:32 +00:00
Jeff Law
e26b85f069 * hppa.h (pa_opcodes): Add second entry for "comb", "comib", 
"addb", and "addib" to be used by the disassembler.
 1999-05-26 16:04:11 +00:00
Alan Modra
c608c12e5e P 
i386 PIII SIMD support, remove ReverseRegRegmem kludge
tidy a few things in i386 intel mode disassembly
 1999-05-13 06:00:30 +00:00
Richard Henderson
45c18104f8 * ppc.h (PPC_OPCODE_64_BRIDGE): New. 1999-05-08 23:28:34 +00:00
Richard Henderson
252b5132c7 19990502 sourceware import 1999-05-03 07:29:11 +00:00