2014-05-08 05:53:09 +00:00
|
|
|
|
2014-05-08 Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
|
|
|
|
|
|
|
|
|
|
|
|
* or1k-desc.c: Regenerated.
|
|
|
|
|
|
* or1k-desc.h: Likewise.
|
|
|
|
|
|
* or1k-opc.c: Likewise.
|
|
|
|
|
|
* or1k-opc.h: Likewise.
|
|
|
|
|
|
* or1k-opinst.c: Likewise.
|
|
|
|
|
|
|
Add MIPS r3 and r5 support.
This patch firstly adds support for mips32r3 mips32r5, mips64r3
and mips64r5. Secondly it adds support for the eretnc instruction.
ChangeLog:
bfd/
* aoutx.h (NAME (aout, machine_type)): Add mips32r3, mips64r3,
mips32r5 and mips64r5.
* archures.c (bfd_architecture): Likewise.
* bfd-in2.h (bfd_architecture): Likewise.
* cpu-mips.c (arch_info_struct): Likewise.
* elfxx-mips.c (mips_set_isa_flags): Likewise.
gas/
* tc-mips.c (ISA_SUPPORTS_MIPS16E): Add mips32r3, mips32r5, mips64r3
and mips64r5.
(ISA_HAS_64BIT_FPRS): Likewise.
(ISA_HAS_ROR): Likewise.
(ISA_HAS_ODD_SINGLE_FPR): Likewise.
(ISA_HAS_MXHC1): Likewise.
(hilo_interlocks): Likewise.
(md_longopts): Likewise.
(ISA_HAS_64BIT_REGS): Add mips64r3 and mips64r5.
(ISA_HAS_DROR): Likewise.
(options): Add OPTION_MIPS32R3, OPTION_MIPS32R5, OPTION_MIPS64R3, and
OPTION_MIPS64R5.
(mips_isa_rev): Add support for mips32r3, mips32r5, mips64r3 and
mips64r5.
(md_parse_option): Likewise.
(s_mipsset): Likewise.
(mips_cpu_info_table): Add entries for mips32r3, mips32r5, mips64r3
and mips64r5. Also change p5600 entry to be mips32r5.
* configure.in: Add support for mips32r3, mips32r5, mips64r3 and
mips64r5.
* configure: Regenerate.
* doc/c-mips.texi: Document the -mips32r3, -mips32r5, -mips64r3 and
-mips64r5 command line options.
* doc/as.texinfo: Likewise.
gas/testsuite/
* gas/mips/mips.exp: Add MIPS32r5 tests. Also add the mips32r3,
mips32r5, mips64r3 and mips64r5 isas to the testsuite.
* gas/mips/r5.s: New test.
* gas/mips/r5.d: Likewise.
include/opcode/
* mips.h (INSN_ISA_MASK): Updated.
(INSN_ISA32R3): New define.
(INSN_ISA32R5): New define.
(INSN_ISA64R3): New define.
(INSN_ISA64R5): New define.
(INSN_ISA64, INSN_ISA64R2, INSN_ISA3_32, INSN_ISA3_32R2, INSN_ISA4_32
INSN_ISA4_32R2, INSN_ISA5_32R2): Renumbered.
(mips_isa_table): Add entries for mips32r3, mips32r5, mips64r3 and
mips64r5.
(INSN_UPTO32R3): New define.
(INSN_UPTO32R5): New define.
(INSN_UPTO64R3): New define.
(INSN_UPTO64R5): New define.
(ISA_MIPS32R3): New define.
(ISA_MIPS32R5): New define.
(ISA_MIPS64R3): New define.
(ISA_MIPS64R5): New define.
(CPU_MIPS32R3): New define.
(CPU_MIPS32R5): New define.
(CPU_MIPS64R3): New define.
(CPU_MIPS64R5): New define.
opcodes/
* mips-opc.c (mips_builtin_opcodes): Add MIPS32r5 eretnc instruction.
(I34): New define.
(I36): New define.
(I66): New define.
(I68): New define.
* mips-dis.c (mips_arch_choices): Add mips32r3, mips32r5, mips64r3 and
mips64r5.
(parse_mips_dis_option): Update MSA and virtualization support to
allow mips64r3 and mips64r5.
2014-05-02 13:12:48 +00:00
|
|
|
|
2014-05-07 Andrew Bennett <andrew.bennett@imgtec.com>
|
|
|
|
|
|
|
|
|
|
|
|
* mips-opc.c (mips_builtin_opcodes): Add MIPS32r5 eretnc instruction.
|
|
|
|
|
|
(I34): New define.
|
|
|
|
|
|
(I36): New define.
|
|
|
|
|
|
(I66): New define.
|
|
|
|
|
|
(I68): New define.
|
|
|
|
|
|
* mips-dis.c (mips_arch_choices): Add mips32r3, mips32r5, mips64r3 and
|
|
|
|
|
|
mips64r5.
|
|
|
|
|
|
(parse_mips_dis_option): Update MSA and virtualization support to
|
|
|
|
|
|
allow mips64r3 and mips64r5.
|
|
|
|
|
|
|
2014-05-06 14:43:13 +00:00
|
|
|
|
2014-05-07 Andrew Bennett <andrew.bennett@imgtec.com>
|
|
|
|
|
|
|
|
|
|
|
|
* mips-opc.c (G3): Remove I4.
|
|
|
|
|
|
|
2014-05-02 18:22:04 +00:00
|
|
|
|
2014-05-05 H.J. Lu <hongjiu.lu@intel.com>
|
|
|
|
|
|
|
|
|
|
|
|
PR binutils/16893
|
|
|
|
|
|
* i386-dis.c (twobyte_has_mandatory_prefix): New variable.
|
|
|
|
|
|
(end_codep): Likewise.
|
|
|
|
|
|
(mandatory_prefix): Likewise.
|
|
|
|
|
|
(active_seg_prefix): Likewise.
|
|
|
|
|
|
(ckprefix): Set active_seg_prefix to the active segment register
|
|
|
|
|
|
prefix.
|
|
|
|
|
|
(seg_prefix): Removed.
|
|
|
|
|
|
(get_valid_dis386): Use the last of PREFIX_REPNZ and PREFIX_REPZ
|
|
|
|
|
|
for prefix index. Ignore the index if it is invalid and the
|
|
|
|
|
|
mandatory prefix isn't required.
|
|
|
|
|
|
(print_insn): Set mandatory_prefix if the PREFIX_XXX prefix is
|
|
|
|
|
|
mandatory. Don't set PREFIX_REPZ/PREFIX_REPNZ/PREFIX_LOCK bits
|
|
|
|
|
|
in used_prefixes here. Don't print unused prefixes. Check
|
|
|
|
|
|
active_seg_prefix for the active segment register prefix.
|
|
|
|
|
|
Restore the DFLAG bit in sizeflag if the data size prefix is
|
|
|
|
|
|
unused. Check the unused mandatory PREFIX_XXX prefixes
|
|
|
|
|
|
(append_seg): Only print the segment register which gets used.
|
|
|
|
|
|
(OP_E_memory): Check active_seg_prefix for the segment register
|
|
|
|
|
|
prefix.
|
|
|
|
|
|
(OP_OFF): Likewise.
|
|
|
|
|
|
(OP_OFF64): Likewise.
|
|
|
|
|
|
(OP_DSreg): Set active_seg_prefix to PREFIX_DS if it is unset.
|
|
|
|
|
|
|
2014-05-02 15:27:16 +00:00
|
|
|
|
2014-05-02 H.J. Lu <hongjiu.lu@intel.com>
|
|
|
|
|
|
|
|
|
|
|
|
PR binutils/16886
|
|
|
|
|
|
* config.in: Regenerated.
|
|
|
|
|
|
* configure: Likewise.
|
|
|
|
|
|
* configure.in: Check if sigsetjmp is available.
|
|
|
|
|
|
* h8500-dis.c (private): Replace jmp_buf with OPCODES_SIGJMP_BUF.
|
|
|
|
|
|
(fetch_data): Replace longjmp with OPCODES_SIGLONGJMP.
|
|
|
|
|
|
(print_insn_h8500): Replace setjmp with OPCODES_SIGSETJMP.
|
|
|
|
|
|
* i386-dis.c (dis_private): Replace jmp_buf with OPCODES_SIGJMP_BUF.
|
|
|
|
|
|
(fetch_data): Replace longjmp with OPCODES_SIGLONGJMP.
|
|
|
|
|
|
(print_insn): Replace setjmp with OPCODES_SIGSETJMP.
|
|
|
|
|
|
* ns32k-dis.c (private): Replace jmp_buf with OPCODES_SIGJMP_BUF.
|
|
|
|
|
|
(fetch_data): Replace longjmp with OPCODES_SIGLONGJMP.
|
|
|
|
|
|
(print_insn_ns32k): Replace setjmp with OPCODES_SIGSETJMP.
|
|
|
|
|
|
* sysdep.h (OPCODES_SIGJMP_BUF): New macro.
|
|
|
|
|
|
(OPCODES_SIGSETJMP): Likewise.
|
|
|
|
|
|
(OPCODES_SIGLONGJMP): Likewise.
|
|
|
|
|
|
* vax-dis.c (private): Replace jmp_buf with OPCODES_SIGJMP_BUF.
|
|
|
|
|
|
(fetch_data): Replace longjmp with OPCODES_SIGLONGJMP.
|
|
|
|
|
|
(print_insn_vax): Replace setjmp with OPCODES_SIGSETJMP.
|
|
|
|
|
|
* xtensa-dis.c (dis_private): Replace jmp_buf with
|
|
|
|
|
|
OPCODES_SIGJMP_BUF.
|
|
|
|
|
|
(fetch_data): Replace longjmp with OPCODES_SIGLONGJMP.
|
|
|
|
|
|
(print_insn_xtensa): Replace setjmp with OPCODES_SIGSETJMP.
|
|
|
|
|
|
* z8k-dis.c(instr_data_s): Replace jmp_buf with OPCODES_SIGJMP_BUF.
|
|
|
|
|
|
(fetch_data): Replace longjmp with OPCODES_SIGLONGJMP.
|
|
|
|
|
|
(print_insn_z8k): Replace setjmp with OPCODES_SIGSETJMP.
|
|
|
|
|
|
|
2014-05-01 16:39:51 +00:00
|
|
|
|
2014-05-01 H.J. Lu <hongjiu.lu@intel.com>
|
|
|
|
|
|
|
|
|
|
|
|
PR binutils/16891
|
|
|
|
|
|
* i386-dis.c (print_insn): Handle prefixes before fwait.
|
|
|
|
|
|
|
2014-04-26 13:30:09 +00:00
|
|
|
|
2014-04-26 Alan Modra <amodra@gmail.com>
|
|
|
|
|
|
|
|
|
|
|
|
* po/POTFILES.in: Regenerate.
|
|
|
|
|
|
|
2014-04-23 10:24:30 +00:00
|
|
|
|
2014-04-23 Andrew Bennett <andrew.bennett@imgtec.com>
|
|
|
|
|
|
|
|
|
|
|
|
* mips-dis.c (mips_arch_choices): Update mips32r2 and mips64r2
|
|
|
|
|
|
to allow the MIPS XPA ASE.
|
|
|
|
|
|
(parse_mips_dis_option): Process the -Mxpa option.
|
|
|
|
|
|
* mips-opc.c (XPA): New define.
|
|
|
|
|
|
(mips_builtin_opcodes): Add MIPS XPA instructions and move the
|
|
|
|
|
|
locations of the ctc0 and cfc0 instructions.
|
|
|
|
|
|
|
2014-04-22 14:57:47 +00:00
|
|
|
|
2014-04-22 Christian Svensson <blue@cmd.nu>
|
|
|
|
|
|
|
|
|
|
|
|
* Makefile.am: Remove openrisc and or32 support. Add support for or1k.
|
|
|
|
|
|
* configure.in: Likewise.
|
|
|
|
|
|
* disassemble.c: Likewise.
|
|
|
|
|
|
* or1k-asm.c: New file.
|
|
|
|
|
|
* or1k-desc.c: New file.
|
|
|
|
|
|
* or1k-desc.h: New file.
|
|
|
|
|
|
* or1k-dis.c: New file.
|
|
|
|
|
|
* or1k-ibld.c: New file.
|
|
|
|
|
|
* or1k-opc.c: New file.
|
|
|
|
|
|
* or1k-opc.h: New file.
|
|
|
|
|
|
* or1k-opinst.c: New file.
|
|
|
|
|
|
* Makefile.in: Regenerate.
|
|
|
|
|
|
* configure: Regenerate.
|
|
|
|
|
|
* openrisc-asm.c: Delete.
|
|
|
|
|
|
* openrisc-desc.c: Delete.
|
|
|
|
|
|
* openrisc-desc.h: Delete.
|
|
|
|
|
|
* openrisc-dis.c: Delete.
|
|
|
|
|
|
* openrisc-ibld.c: Delete.
|
|
|
|
|
|
* openrisc-opc.c: Delete.
|
|
|
|
|
|
* openrisc-opc.h: Delete.
|
|
|
|
|
|
* or32-dis.c: Delete.
|
|
|
|
|
|
* or32-opc.c: Delete.
|
|
|
|
|
|
|
2014-04-03 12:40:04 +00:00
|
|
|
|
2014-04-04 Ilya Tocar <ilya.tocar@intel.com>
|
|
|
|
|
|
|
|
|
|
|
|
* i386-dis.c (rm_table): Add encls, enclu.
|
|
|
|
|
|
* i386-gen.c (cpu_flag_init): Add CPU_SE1_FLAGS,
|
|
|
|
|
|
(cpu_flags): Add CpuSE1.
|
|
|
|
|
|
* i386-opc.h (enum): Add CpuSE1.
|
|
|
|
|
|
(i386_cpu_flags): Add cpuse1.
|
|
|
|
|
|
* i386-opc.tbl: Add encls, enclu.
|
|
|
|
|
|
* i386-init.h: Regenerated.
|
|
|
|
|
|
* i386-tbl.h: Likewise.
|
|
|
|
|
|
|
2014-04-03 00:04:23 +00:00
|
|
|
|
2014-04-02 Anthony Green <green@moxielogic.com>
|
|
|
|
|
|
|
|
|
|
|
|
* moxie-opc.c (moxie_form1_opc_info): Add sign-extension
|
|
|
|
|
|
instructions, sex.b and sex.s.
|
|
|
|
|
|
|
2014-03-26 18:44:27 +00:00
|
|
|
|
2014-03-26 Jiong Wang <jiong.wang@arm.com>
|
|
|
|
|
|
|
|
|
|
|
|
* aarch64-dis.c (aarch64_ext_ldst_elemlist): Check H/S undefined
|
|
|
|
|
|
instructions.
|
|
|
|
|
|
|
Fix memory size for gather/scatter instructions
For gathers with indices larger than elements (e. g.)
vpgatherqd ymm6{k1}, ZMMWORD PTR [ebp+zmm7*8-123]
We currently treat memory size as a size of index register, while it is
actually should be size of destination register:
vpgatherqd ymm6{k1}, YMMWORD PTR [ebp+zmm7*8-123]
This patch fixes it.
opcodes/
* i386-opc.tbl: Change memory size for vgatherpf0qps, vgatherpf1qps,
vscatterpf0qps, vscatterpf1qps, vgatherqps, vpgatherqd, vpscatterqd,
vscatterqps.
* i386-tbl.h: Regenerate.
gas/testsuite/
* gas/i386/avx512pf-intel.d: Change memory size for vgatherpf0qps,
vgatherpf1qps, vscatterpf0qps, vscatterpf1qps.
* gas/i386/avx512pf.s: Ditto.
* gas/i386/x86-64-avx512pf-intel.d: Ditto.
* gas/i386/x86-64-avx512pf.s: Ditto.
* gas/i386/avx512f-intel.d: Change memory size for vgatherqps,
vpgatherqd, vpscatterqd, vscatterqps.
* gas/i386/avx512f.s: Ditto.
* gas/i386/x86-64-avx512f-intel.d: Ditto.
* gas/i386/x86-64-avx512f.s: Ditto.
2014-03-20 09:12:16 +00:00
|
|
|
|
2014-03-20 Ilya Tocar <ilya.tocar@intel.com>
|
|
|
|
|
|
|
|
|
|
|
|
* i386-opc.tbl: Change memory size for vgatherpf0qps, vgatherpf1qps,
|
|
|
|
|
|
vscatterpf0qps, vscatterpf1qps, vgatherqps, vpgatherqd, vpscatterqd,
|
|
|
|
|
|
vscatterqps.
|
|
|
|
|
|
* i386-tbl.h: Regenerate.
|
|
|
|
|
|
|
2014-03-19 16:43:41 +00:00
|
|
|
|
2014-03-19 Jose E. Marchesi <jose.marchesi@oracle.com>
|
|
|
|
|
|
|
|
|
|
|
|
* sparc-dis.c (v9_hpriv_reg_names): Names for %hstick_offset and
|
|
|
|
|
|
%hstick_enable added.
|
|
|
|
|
|
|
2014-03-19 09:38:25 +00:00
|
|
|
|
2014-03-19 Nick Clifton <nickc@redhat.com>
|
|
|
|
|
|
|
|
|
|
|
|
* rx-decode.opc (bwl): Allow for bogus instructions with a size
|
|
|
|
|
|
field of 3.
|
2014-03-19 09:40:21 +00:00
|
|
|
|
(sbwl, ubwl, SCALE): Likewise.
|
2014-03-19 09:38:25 +00:00
|
|
|
|
* rx-decode.c: Regenerate.
|
|
|
|
|
|
|
2014-03-12 04:32:00 +00:00
|
|
|
|
2014-03-12 Alan Modra <amodra@gmail.com>
|
|
|
|
|
|
|
|
|
|
|
|
* Makefile.in: Regenerate.
|
|
|
|
|
|
|
2014-03-05 11:46:15 +00:00
|
|
|
|
2014-03-05 Alan Modra <amodra@gmail.com>
|
|
|
|
|
|
|
|
|
|
|
|
Update copyright years.
|
|
|
|
|
|
|
2014-03-04 21:30:39 +00:00
|
|
|
|
2014-03-04 Heiher <r@hev.cc>
|
2014-03-04 21:18:02 +00:00
|
|
|
|
|
|
|
|
|
|
* mips-dis.c (mips_arch_choices): Usee ISA_MIPS64R2 for Loongson-3A.
|
|
|
|
|
|
|
2014-03-04 21:16:38 +00:00
|
|
|
|
2014-03-04 Richard Sandiford <rdsandiford@googlemail.com>
|
|
|
|
|
|
|
|
|
|
|
|
* mips-opc.c (mips_builtin_opcodes): Move the udi* instructions
|
|
|
|
|
|
so that they come after the Loongson extensions.
|
|
|
|
|
|
|
2014-03-01 11:25:26 +00:00
|
|
|
|
2014-03-03 Alan Modra <amodra@gmail.com>
|
|
|
|
|
|
|
|
|
|
|
|
* i386-gen.c (process_copyright): Emit copyright notice on one line.
|
|
|
|
|
|
|
2014-02-28 04:02:26 +00:00
|
|
|
|
2014-02-28 Alan Modra <amodra@gmail.com>
|
|
|
|
|
|
|
|
|
|
|
|
* msp430-decode.c: Regenerate.
|
|
|
|
|
|
|
2014-02-27 15:06:56 +00:00
|
|
|
|
2014-02-27 Jiong Wang <jiong.wang@arm.com>
|
|
|
|
|
|
|
|
|
|
|
|
* aarch64-tbl.h (aarch64_opcode_table): Replace IMM0 with
|
|
|
|
|
|
FPIMM0 for fcmeq, fcmgt, fcmge, fcmlt and fcmle.
|
|
|
|
|
|
|
2014-02-27 14:55:46 +00:00
|
|
|
|
2014-02-27 Yufeng Zhang <yufeng.zhang@arm.com>
|
|
|
|
|
|
|
|
|
|
|
|
* aarch64-opc.c (print_register_offset_address): Call
|
|
|
|
|
|
get_int_reg_name to prepare the register name.
|
|
|
|
|
|
|
2014-02-20 15:08:13 +00:00
|
|
|
|
2014-02-25 Ilya Tocar <ilya.tocar@intel.com>
|
|
|
|
|
|
|
|
|
|
|
|
* i386-opc.tbl: Remove wrong variant of vcvtps2ph
|
|
|
|
|
|
* i386-tbl.h: Regenerate.
|
|
|
|
|
|
|
|
|
|
|
|
2014-02-20 Ilya Tocar <ilya.tocar@intel.com>
|
2014-02-20 14:57:31 +00:00
|
|
|
|
|
|
|
|
|
|
* i386-gen.c (cpu_flag_init): Add CPU_PREFETCHWT1_FLAGS/
|
|
|
|
|
|
(cpu_flags): Add CpuPREFETCHWT1.
|
|
|
|
|
|
* i386-init.h: Regenerate.
|
|
|
|
|
|
* i386-opc.h (CpuPREFETCHWT1): New.
|
|
|
|
|
|
(i386_cpu_flags): Add cpuprefetchwt1.
|
|
|
|
|
|
* i386-opc.tbl: Cahnge CPU of prefetchwt1 from CpuAVX512PF to CpuPREFETCHWT1.
|
|
|
|
|
|
* i386-tbl.h: Regenerate.
|
|
|
|
|
|
|
2014-02-20 14:31:11 +00:00
|
|
|
|
2014-02-20 Ilya Tocar <ilya.tocar@intel.com>
|
|
|
|
|
|
|
|
|
|
|
|
* i386-opc.tbl: Change CPU of vptestnmq, vptestnmd from CpuAVX512CD,
|
|
|
|
|
|
to CpuAVX512F.
|
|
|
|
|
|
* i386-tbl.h: Regenerate.
|
|
|
|
|
|
|
2014-02-19 20:53:27 +00:00
|
|
|
|
2014-02-19 H.J. Lu <hongjiu.lu@intel.com>
|
|
|
|
|
|
|
|
|
|
|
|
* i386-gen.c (output_cpu_flags): Don't output trailing space.
|
|
|
|
|
|
(output_opcode_modifier): Likewise.
|
|
|
|
|
|
(output_operand_type): Likewise.
|
|
|
|
|
|
* i386-init.h: Regenerated.
|
|
|
|
|
|
* i386-tbl.h: Likewise.
|
|
|
|
|
|
|
Add clflushopt, xsaves, xsavec, xrstors
gas/
2014-02-12 Ilya Tocar <ilya.tocar@intel.com>
* config/tc-i386.c (cpu_arch): Add .clflushopt, .xsavec, .xsaves.
* doc/c-i386.texi: Document .xsavec/xsavec/.xsaves/xsaves/
clflushopt/.clfushopt.
gas/testsuite/
2014-02-12 Ilya Tocar <ilya.tocar@intel.com>
* gas/i386/clflushopt-intel.d: New.
* gas/i386/clflushopt.d: Ditto.
* gas/i386/clflushopt.s: Ditto.
* gas/i386/i386.exp: Run new tests.
* gas/i386/x86-64-clflushopt-intel.d: New.
* gas/i386/x86-64-clflushopt.d: Ditto.
* gas/i386/x86-64-clflushopt.s: Ditto.
* gas/i386/x86-64-xsavec-intel.d: Ditto.
* gas/i386/x86-64-xsavec.d: Ditto.
* gas/i386/x86-64-xsavec.s: Ditto.
* gas/i386/x86-64-xsaves-intel.d: Ditto.
* gas/i386/x86-64-xsaves.d: Ditto.
* gas/i386/x86-64-xsaves.s: Ditto.
* gas/i386/xsavec-intel.d: Ditto.
* gas/i386/xsavec.d: Ditto.
* gas/i386/xsavec.s: Ditto.
* gas/i386/xsaves-intel.d: Ditto.
* gas/i386/xsaves.d: Ditto.
* gas/i386/xsaves.s: Ditto.
opcodes/
2014-02-12 Ilya Tocar <ilya.tocar@intel.com>
* i386-dis.c (MOD enum): Add MOD_0FC7_REG_3, MOD_0FC7_REG_4,
MOD_0FC7_REG_5.
(PREFIX enum): Add PREFIX_0FAE_REG_7.
(reg_table): Add MOD_0FC7_REG_3, MOD_0FC7_REG_4 MOD_0FC7_REG_5.
(prefix_table): Add clflusopt.
(mod_table): Add xrstors, xsavec, xsaves.
* i386-gen.c (cpu_flag_init): Add CPU_CLFLUSHOPT_FLAGS,
CPU_XSAVES_FLAGS, CPU_XSAVEC_FLAGS.
(cpu_flags): Add CpuClflushOpt, CpuXSAVES, CpuXSAVEC.
* i386-init.h: Regenerate.
* i386-opc.tbl: Add clflushopt, xrstors, xrstors64, xsaves,
xsaves64, xsavec, xsavec64.
* i386-tbl.h: Regenerate.
2013-11-25 12:35:42 +00:00
|
|
|
|
2014-02-12 Ilya Tocar <ilya.tocar@intel.com>
|
|
|
|
|
|
|
|
|
|
|
|
* i386-dis.c (MOD enum): Add MOD_0FC7_REG_3, MOD_0FC7_REG_4,
|
|
|
|
|
|
MOD_0FC7_REG_5.
|
|
|
|
|
|
(PREFIX enum): Add PREFIX_0FAE_REG_7.
|
|
|
|
|
|
(reg_table): Add MOD_0FC7_REG_3, MOD_0FC7_REG_4 MOD_0FC7_REG_5.
|
|
|
|
|
|
(prefix_table): Add clflusopt.
|
|
|
|
|
|
(mod_table): Add xrstors, xsavec, xsaves.
|
|
|
|
|
|
* i386-gen.c (cpu_flag_init): Add CPU_CLFLUSHOPT_FLAGS,
|
|
|
|
|
|
CPU_XSAVES_FLAGS, CPU_XSAVEC_FLAGS.
|
|
|
|
|
|
(cpu_flags): Add CpuClflushOpt, CpuXSAVES, CpuXSAVEC.
|
|
|
|
|
|
* i386-init.h: Regenerate.
|
|
|
|
|
|
* i386-opc.tbl: Add clflushopt, xrstors, xrstors64, xsaves,
|
|
|
|
|
|
xsaves64, xsavec, xsavec64.
|
|
|
|
|
|
* i386-tbl.h: Regenerate.
|
|
|
|
|
|
|
2014-02-09 23:29:35 +00:00
|
|
|
|
2014-02-10 Alan Modra <amodra@gmail.com>
|
|
|
|
|
|
|
|
|
|
|
|
* po/POTFILES.in: Regenerate.
|
|
|
|
|
|
* po/opcodes.pot: Regenerate.
|
|
|
|
|
|
|
2014-01-30 15:38:09 +00:00
|
|
|
|
2014-01-30 Michael Zolotukhin <michael.v.zolotukhin@gmail.com>
|
|
|
|
|
|
Jan Beulich <jbeulich@suse.com>
|
|
|
|
|
|
|
|
|
|
|
|
PR binutils/16490
|
|
|
|
|
|
* i386-dis.c (OP_E_memory): Fix shift computation for
|
|
|
|
|
|
vex_vsib_q_w_dq_mode.
|
|
|
|
|
|
|
2014-01-09 18:13:10 +00:00
|
|
|
|
2014-01-09 Bradley Nelson <bradnelson@google.com>
|
|
|
|
|
|
Roland McGrath <mcgrathr@google.com>
|
|
|
|
|
|
|
|
|
|
|
|
* i386-dis.c (print_insn): Do not touch all_prefixes[-1] when
|
|
|
|
|
|
last_rex_prefix is -1.
|
|
|
|
|
|
|
2014-01-08 13:48:12 +00:00
|
|
|
|
2014-01-08 H.J. Lu <hongjiu.lu@intel.com>
|
|
|
|
|
|
|
|
|
|
|
|
* i386-gen.c (process_copyright): Update copyright year to 2014.
|
|
|
|
|
|
|
2014-01-06 02:40:48 +00:00
|
|
|
|
2014-01-03 Maciej W. Rozycki <macro@codesourcery.com>
|
|
|
|
|
|
|
|
|
|
|
|
* nds32-asm.c (parse_operand): Fix out-of-range integer constant.
|
|
|
|
|
|
|
2014-01-08 13:32:12 +00:00
|
|
|
|
For older changes see ChangeLog-2013
|
1999-05-03 07:29:11 +00:00
|
|
|
|
|
2014-01-08 13:32:12 +00:00
|
|
|
|
Copyright (C) 2014 Free Software Foundation, Inc.
|
2012-12-10 12:48:03 +00:00
|
|
|
|
|
|
|
|
|
|
Copying and distribution of this file, with or without modification,
|
|
|
|
|
|
are permitted in any medium without royalty provided the copyright
|
|
|
|
|
|
notice and this notice are preserved.
|
|
|
|
|
|
|
1999-05-03 07:29:11 +00:00
|
|
|
|
Local Variables:
|
2001-01-11 19:01:42 +00:00
|
|
|
|
mode: change-log
|
|
|
|
|
|
left-margin: 8
|
|
|
|
|
|
fill-column: 74
|
1999-05-03 07:29:11 +00:00
|
|
|
|
version-control: never
|
|
|
|
|
|
End:
|
