mirror of
https://github.com/openstenoproject/qmk
synced 2024-11-10 18:49:08 +00:00
d0d6fb27c4
* Add f401 and f411 blackpill examples * Add readme files * Align dfu args with core * Add support for RESET keycode * move STM32_BOOTLOADER_ADDRESS to rules * Update conf files to latest ChibiOS * Update conf files to latest ChibiOS
1369 lines
85 KiB
C
1369 lines
85 KiB
C
/*
|
|
ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio
|
|
|
|
Licensed under the Apache License, Version 2.0 (the "License");
|
|
you may not use this file except in compliance with the License.
|
|
You may obtain a copy of the License at
|
|
|
|
http://www.apache.org/licenses/LICENSE-2.0
|
|
|
|
Unless required by applicable law or agreed to in writing, software
|
|
distributed under the License is distributed on an "AS IS" BASIS,
|
|
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
See the License for the specific language governing permissions and
|
|
limitations under the License.
|
|
*/
|
|
|
|
/*
|
|
* This file has been automatically generated using ChibiStudio board
|
|
* generator plugin. Do not edit manually.
|
|
*/
|
|
|
|
#ifndef BOARD_H
|
|
#define BOARD_H
|
|
|
|
/*===========================================================================*/
|
|
/* Driver constants. */
|
|
/*===========================================================================*/
|
|
|
|
/*
|
|
* Setup for STM32F401CCU6 black pill board.
|
|
*/
|
|
|
|
/*
|
|
* Board identifier.
|
|
*/
|
|
#define BOARD_BLACKPILL_STM32_F401
|
|
#define BOARD_NAME "STM32F401CCU6 blackpill"
|
|
|
|
/*
|
|
* Allow Board to boot USB without extra A9 hardware/software config
|
|
*/
|
|
#define BOARD_OTG_NOVBUSSENS 1
|
|
|
|
/*
|
|
* Board oscillators-related settings.
|
|
*/
|
|
#if !defined(STM32_LSECLK)
|
|
#define STM32_LSECLK 32768U
|
|
#endif
|
|
|
|
#if !defined(STM32_HSECLK)
|
|
#define STM32_HSECLK 25000000U
|
|
#endif
|
|
|
|
/*
|
|
* Board voltages.
|
|
* Required for performance limits calculation.
|
|
*/
|
|
#define STM32_VDD 300U
|
|
|
|
/*
|
|
* MCU type as defined in the ST header.
|
|
*/
|
|
#define STM32F401xC
|
|
|
|
/*
|
|
* IO pins assignments.
|
|
*/
|
|
#define GPIOA_BUTTON 0U
|
|
#define GPIOA_PIN1 1U
|
|
#define GPIOA_PIN2 2U
|
|
#define GPIOA_PIN3 3U
|
|
#define GPIOA_CS43L22_LRCK 4U
|
|
#define GPIOA_L3GD20_SCL 5U
|
|
#define GPIOA_L3GD20_SD0 6U
|
|
#define GPIOA_L3GD20_SDI 7U
|
|
#define GPIOA_PIN8 8U
|
|
#define GPIOA_VBUS_FS 9U
|
|
#define GPIOA_OTG_FS_ID 10U
|
|
#define GPIOA_OTG_FS_DM 11U
|
|
#define GPIOA_OTG_FS_DP 12U
|
|
#define GPIOA_SWDIO 13U
|
|
#define GPIOA_SWCLK 14U
|
|
#define GPIOA_PIN15 15U
|
|
|
|
#define GPIOB_PIN0 0U
|
|
#define GPIOB_PIN1 1U
|
|
#define GPIOB_PIN2 2U
|
|
#define GPIOB_SWO 3U
|
|
#define GPIOB_PIN4 4U
|
|
#define GPIOB_PIN5 5U
|
|
#define GPIOB_LSM303DLHC_SCL 6U
|
|
#define GPIOB_PIN7 7U
|
|
#define GPIOB_PIN8 8U
|
|
#define GPIOB_LSM303DLHC_SDA 9U
|
|
#define GPIOB_MP45DT02_CLK_IN 10U
|
|
#define GPIOB_PIN11 11U
|
|
#define GPIOB_PIN12 12U
|
|
#define GPIOB_PIN13 13U
|
|
#define GPIOB_PIN14 14U
|
|
#define GPIOB_PIN15 15U
|
|
|
|
#define GPIOC_OTG_FS_POWER_ON 0U
|
|
#define GPIOC_PIN1 1U
|
|
#define GPIOC_PIN2 2U
|
|
#define GPIOC_CS43L22_AIN4x 3U
|
|
#define GPIOC_MP45DT02_PDM_OUT 3U
|
|
#define GPIOC_PIN4 4U
|
|
#define GPIOC_PIN5 5U
|
|
#define GPIOC_PIN6 6U
|
|
#define GPIOC_CS43L22_MCLK 7U
|
|
#define GPIOC_PIN8 8U
|
|
#define GPIOC_PIN9 9U
|
|
#define GPIOC_CS43L22_SCLK 10U
|
|
#define GPIOC_PIN11 11U
|
|
#define GPIOC_CS43L22_SDIN 12U
|
|
#define GPIOC_PIN13 13U
|
|
#define GPIOC_OSC32_IN 14U
|
|
#define GPIOC_OSC32_OUT 15U
|
|
|
|
#define GPIOD_PIN0 0U
|
|
#define GPIOD_PIN1 1U
|
|
#define GPIOD_PIN2 2U
|
|
#define GPIOD_PIN3 3U
|
|
#define GPIOD_CS43L22_RESET 4U
|
|
#define GPIOD_OverCurrent 5U
|
|
#define GPIOD_PIN6 6U
|
|
#define GPIOD_PIN7 7U
|
|
#define GPIOD_PIN8 8U
|
|
#define GPIOD_PIN9 9U
|
|
#define GPIOD_PIN10 10U
|
|
#define GPIOD_PIN11 11U
|
|
#define GPIOD_LED4 12U
|
|
#define GPIOD_LED3 13U
|
|
#define GPIOD_LED5 14U
|
|
#define GPIOD_LED6 15U
|
|
|
|
#define GPIOE_L3GD20_INT1 0U
|
|
#define GPIOE_L3GD20_INT2 1U
|
|
#define GPIOE_LSM303DLHC_DRDY 2U
|
|
#define GPIOE_L3GD20_CS 3U
|
|
#define GPIOE_LSM303DLHC_INT1 4U
|
|
#define GPIOE_LSM303DLHC_INT2 5U
|
|
#define GPIOE_PIN6 6U
|
|
#define GPIOE_PIN7 7U
|
|
#define GPIOE_PIN8 8U
|
|
#define GPIOE_PIN9 9U
|
|
#define GPIOE_PIN10 10U
|
|
#define GPIOE_PIN11 11U
|
|
#define GPIOE_PIN12 12U
|
|
#define GPIOE_PIN13 13U
|
|
#define GPIOE_PIN14 14U
|
|
#define GPIOE_PIN15 15U
|
|
|
|
#define GPIOF_PIN0 0U
|
|
#define GPIOF_PIN1 1U
|
|
#define GPIOF_PIN2 2U
|
|
#define GPIOF_PIN3 3U
|
|
#define GPIOF_PIN4 4U
|
|
#define GPIOF_PIN5 5U
|
|
#define GPIOF_PIN6 6U
|
|
#define GPIOF_PIN7 7U
|
|
#define GPIOF_PIN8 8U
|
|
#define GPIOF_PIN9 9U
|
|
#define GPIOF_PIN10 10U
|
|
#define GPIOF_PIN11 11U
|
|
#define GPIOF_PIN12 12U
|
|
#define GPIOF_PIN13 13U
|
|
#define GPIOF_PIN14 14U
|
|
#define GPIOF_PIN15 15U
|
|
|
|
#define GPIOG_PIN0 0U
|
|
#define GPIOG_PIN1 1U
|
|
#define GPIOG_PIN2 2U
|
|
#define GPIOG_PIN3 3U
|
|
#define GPIOG_PIN4 4U
|
|
#define GPIOG_PIN5 5U
|
|
#define GPIOG_PIN6 6U
|
|
#define GPIOG_PIN7 7U
|
|
#define GPIOG_PIN8 8U
|
|
#define GPIOG_PIN9 9U
|
|
#define GPIOG_PIN10 10U
|
|
#define GPIOG_PIN11 11U
|
|
#define GPIOG_PIN12 12U
|
|
#define GPIOG_PIN13 13U
|
|
#define GPIOG_PIN14 14U
|
|
#define GPIOG_PIN15 15U
|
|
|
|
#define GPIOH_OSC_IN 0U
|
|
#define GPIOH_OSC_OUT 1U
|
|
#define GPIOH_PIN2 2U
|
|
#define GPIOH_PIN3 3U
|
|
#define GPIOH_PIN4 4U
|
|
#define GPIOH_PIN5 5U
|
|
#define GPIOH_PIN6 6U
|
|
#define GPIOH_PIN7 7U
|
|
#define GPIOH_PIN8 8U
|
|
#define GPIOH_PIN9 9U
|
|
#define GPIOH_PIN10 10U
|
|
#define GPIOH_PIN11 11U
|
|
#define GPIOH_PIN12 12U
|
|
#define GPIOH_PIN13 13U
|
|
#define GPIOH_PIN14 14U
|
|
#define GPIOH_PIN15 15U
|
|
|
|
#define GPIOI_PIN0 0U
|
|
#define GPIOI_PIN1 1U
|
|
#define GPIOI_PIN2 2U
|
|
#define GPIOI_PIN3 3U
|
|
#define GPIOI_PIN4 4U
|
|
#define GPIOI_PIN5 5U
|
|
#define GPIOI_PIN6 6U
|
|
#define GPIOI_PIN7 7U
|
|
#define GPIOI_PIN8 8U
|
|
#define GPIOI_PIN9 9U
|
|
#define GPIOI_PIN10 10U
|
|
#define GPIOI_PIN11 11U
|
|
#define GPIOI_PIN12 12U
|
|
#define GPIOI_PIN13 13U
|
|
#define GPIOI_PIN14 14U
|
|
#define GPIOI_PIN15 15U
|
|
|
|
/*
|
|
* IO lines assignments.
|
|
*/
|
|
#define LINE_BUTTON PAL_LINE(GPIOA, 0U)
|
|
#define LINE_CS43L22_LRCK PAL_LINE(GPIOA, 4U)
|
|
#define LINE_L3GD20_SCL PAL_LINE(GPIOA, 5U)
|
|
#define LINE_L3GD20_SD0 PAL_LINE(GPIOA, 6U)
|
|
#define LINE_L3GD20_SDI PAL_LINE(GPIOA, 7U)
|
|
#define LINE_VBUS_FS PAL_LINE(GPIOA, 9U)
|
|
#define LINE_OTG_FS_ID PAL_LINE(GPIOA, 10U)
|
|
#define LINE_OTG_FS_DM PAL_LINE(GPIOA, 11U)
|
|
#define LINE_OTG_FS_DP PAL_LINE(GPIOA, 12U)
|
|
#define LINE_SWDIO PAL_LINE(GPIOA, 13U)
|
|
#define LINE_SWCLK PAL_LINE(GPIOA, 14U)
|
|
#define LINE_SWO PAL_LINE(GPIOB, 3U)
|
|
#define LINE_LSM303DLHC_SCL PAL_LINE(GPIOB, 6U)
|
|
#define LINE_LSM303DLHC_SDA PAL_LINE(GPIOB, 9U)
|
|
#define LINE_MP45DT02_CLK_IN PAL_LINE(GPIOB, 10U)
|
|
#define LINE_OTG_FS_POWER_ON PAL_LINE(GPIOC, 0U)
|
|
#define LINE_CS43L22_AIN4x PAL_LINE(GPIOC, 3U)
|
|
#define LINE_MP45DT02_PDM_OUT PAL_LINE(GPIOC, 3U)
|
|
#define LINE_CS43L22_MCLK PAL_LINE(GPIOC, 7U)
|
|
#define LINE_CS43L22_SCLK PAL_LINE(GPIOC, 10U)
|
|
#define LINE_CS43L22_SDIN PAL_LINE(GPIOC, 12U)
|
|
#define LINE_OSC32_IN PAL_LINE(GPIOC, 14U)
|
|
#define LINE_OSC32_OUT PAL_LINE(GPIOC, 15U)
|
|
#define LINE_CS43L22_RESET PAL_LINE(GPIOD, 4U)
|
|
#define LINE_OverCurrent PAL_LINE(GPIOD, 5U)
|
|
#define LINE_LED4 PAL_LINE(GPIOD, 12U)
|
|
#define LINE_LED3 PAL_LINE(GPIOD, 13U)
|
|
#define LINE_LED5 PAL_LINE(GPIOD, 14U)
|
|
#define LINE_LED6 PAL_LINE(GPIOD, 15U)
|
|
#define LINE_L3GD20_INT1 PAL_LINE(GPIOE, 0U)
|
|
#define LINE_L3GD20_INT2 PAL_LINE(GPIOE, 1U)
|
|
#define LINE_LSM303DLHC_DRDY PAL_LINE(GPIOE, 2U)
|
|
#define LINE_L3GD20_CS PAL_LINE(GPIOE, 3U)
|
|
#define LINE_LSM303DLHC_INT1 PAL_LINE(GPIOE, 4U)
|
|
#define LINE_LSM303DLHC_INT2 PAL_LINE(GPIOE, 5U)
|
|
#define LINE_OSC_IN PAL_LINE(GPIOH, 0U)
|
|
#define LINE_OSC_OUT PAL_LINE(GPIOH, 1U)
|
|
|
|
/*===========================================================================*/
|
|
/* Driver pre-compile time settings. */
|
|
/*===========================================================================*/
|
|
|
|
/*===========================================================================*/
|
|
/* Derived constants and error checks. */
|
|
/*===========================================================================*/
|
|
|
|
/*===========================================================================*/
|
|
/* Driver data structures and types. */
|
|
/*===========================================================================*/
|
|
|
|
/*===========================================================================*/
|
|
/* Driver macros. */
|
|
/*===========================================================================*/
|
|
|
|
/*
|
|
* I/O ports initial setup, this configuration is established soon after reset
|
|
* in the initialization code.
|
|
* Please refer to the STM32 Reference Manual for details.
|
|
*/
|
|
#define PIN_MODE_INPUT(n) (0U << ((n) * 2U))
|
|
#define PIN_MODE_OUTPUT(n) (1U << ((n) * 2U))
|
|
#define PIN_MODE_ALTERNATE(n) (2U << ((n) * 2U))
|
|
#define PIN_MODE_ANALOG(n) (3U << ((n) * 2U))
|
|
#define PIN_ODR_LOW(n) (0U << (n))
|
|
#define PIN_ODR_HIGH(n) (1U << (n))
|
|
#define PIN_OTYPE_PUSHPULL(n) (0U << (n))
|
|
#define PIN_OTYPE_OPENDRAIN(n) (1U << (n))
|
|
#define PIN_OSPEED_VERYLOW(n) (0U << ((n) * 2U))
|
|
#define PIN_OSPEED_LOW(n) (1U << ((n) * 2U))
|
|
#define PIN_OSPEED_MEDIUM(n) (2U << ((n) * 2U))
|
|
#define PIN_OSPEED_HIGH(n) (3U << ((n) * 2U))
|
|
#define PIN_PUPDR_FLOATING(n) (0U << ((n) * 2U))
|
|
#define PIN_PUPDR_PULLUP(n) (1U << ((n) * 2U))
|
|
#define PIN_PUPDR_PULLDOWN(n) (2U << ((n) * 2U))
|
|
#define PIN_AFIO_AF(n, v) ((v) << (((n) % 8U) * 4U))
|
|
|
|
/*
|
|
* GPIOA setup:
|
|
*
|
|
* PA0 - BUTTON (input floating).
|
|
* PA1 - PIN1 (input pullup).
|
|
* PA2 - PIN2 (input pullup).
|
|
* PA3 - PIN3 (input pullup).
|
|
* PA4 - CS43L22_LRCK (alternate 6).
|
|
* PA5 - L3GD20_SCL (alternate 5).
|
|
* PA6 - L3GD20_SD0 (alternate 5).
|
|
* PA7 - L3GD20_SDI (alternate 5).
|
|
* PA8 - PIN8 (input pullup).
|
|
* PA9 - VBUS_FS (input floating).
|
|
* PA10 - OTG_FS_ID (alternate 10).
|
|
* PA11 - OTG_FS_DM (alternate 10).
|
|
* PA12 - OTG_FS_DP (alternate 10).
|
|
* PA13 - SWDIO (alternate 0).
|
|
* PA14 - SWCLK (alternate 0).
|
|
* PA15 - PIN15 (input pullup).
|
|
*/
|
|
#define VAL_GPIOA_MODER (PIN_MODE_INPUT(GPIOA_BUTTON) | \
|
|
PIN_MODE_INPUT(GPIOA_PIN1) | \
|
|
PIN_MODE_INPUT(GPIOA_PIN2) | \
|
|
PIN_MODE_INPUT(GPIOA_PIN3) | \
|
|
PIN_MODE_ALTERNATE(GPIOA_CS43L22_LRCK) |\
|
|
PIN_MODE_ALTERNATE(GPIOA_L3GD20_SCL) | \
|
|
PIN_MODE_ALTERNATE(GPIOA_L3GD20_SD0) | \
|
|
PIN_MODE_ALTERNATE(GPIOA_L3GD20_SDI) | \
|
|
PIN_MODE_INPUT(GPIOA_PIN8) | \
|
|
PIN_MODE_INPUT(GPIOA_VBUS_FS) | \
|
|
PIN_MODE_ALTERNATE(GPIOA_OTG_FS_ID) | \
|
|
PIN_MODE_ALTERNATE(GPIOA_OTG_FS_DM) | \
|
|
PIN_MODE_ALTERNATE(GPIOA_OTG_FS_DP) | \
|
|
PIN_MODE_ALTERNATE(GPIOA_SWDIO) | \
|
|
PIN_MODE_ALTERNATE(GPIOA_SWCLK) | \
|
|
PIN_MODE_INPUT(GPIOA_PIN15))
|
|
#define VAL_GPIOA_OTYPER (PIN_OTYPE_PUSHPULL(GPIOA_BUTTON) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOA_PIN1) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOA_PIN2) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOA_PIN3) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOA_CS43L22_LRCK) |\
|
|
PIN_OTYPE_PUSHPULL(GPIOA_L3GD20_SCL) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOA_L3GD20_SD0) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOA_L3GD20_SDI) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOA_PIN8) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOA_VBUS_FS) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOA_OTG_FS_ID) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOA_OTG_FS_DM) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOA_OTG_FS_DP) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOA_SWDIO) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOA_SWCLK) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOA_PIN15))
|
|
#define VAL_GPIOA_OSPEEDR (PIN_OSPEED_HIGH(GPIOA_BUTTON) | \
|
|
PIN_OSPEED_HIGH(GPIOA_PIN1) | \
|
|
PIN_OSPEED_HIGH(GPIOA_PIN2) | \
|
|
PIN_OSPEED_HIGH(GPIOA_PIN3) | \
|
|
PIN_OSPEED_HIGH(GPIOA_CS43L22_LRCK) | \
|
|
PIN_OSPEED_HIGH(GPIOA_L3GD20_SCL) | \
|
|
PIN_OSPEED_HIGH(GPIOA_L3GD20_SD0) | \
|
|
PIN_OSPEED_HIGH(GPIOA_L3GD20_SDI) | \
|
|
PIN_OSPEED_HIGH(GPIOA_PIN8) | \
|
|
PIN_OSPEED_HIGH(GPIOA_VBUS_FS) | \
|
|
PIN_OSPEED_HIGH(GPIOA_OTG_FS_ID) | \
|
|
PIN_OSPEED_HIGH(GPIOA_OTG_FS_DM) | \
|
|
PIN_OSPEED_HIGH(GPIOA_OTG_FS_DP) | \
|
|
PIN_OSPEED_HIGH(GPIOA_SWDIO) | \
|
|
PIN_OSPEED_HIGH(GPIOA_SWCLK) | \
|
|
PIN_OSPEED_HIGH(GPIOA_PIN15))
|
|
#define VAL_GPIOA_PUPDR (PIN_PUPDR_FLOATING(GPIOA_BUTTON) | \
|
|
PIN_PUPDR_PULLUP(GPIOA_PIN1) | \
|
|
PIN_PUPDR_PULLUP(GPIOA_PIN2) | \
|
|
PIN_PUPDR_PULLUP(GPIOA_PIN3) | \
|
|
PIN_PUPDR_FLOATING(GPIOA_CS43L22_LRCK) |\
|
|
PIN_PUPDR_FLOATING(GPIOA_L3GD20_SCL) | \
|
|
PIN_PUPDR_PULLUP(GPIOA_L3GD20_SD0) | \
|
|
PIN_PUPDR_PULLUP(GPIOA_L3GD20_SDI) | \
|
|
PIN_PUPDR_PULLUP(GPIOA_PIN8) | \
|
|
PIN_PUPDR_FLOATING(GPIOA_VBUS_FS) | \
|
|
PIN_PUPDR_FLOATING(GPIOA_OTG_FS_ID) | \
|
|
PIN_PUPDR_FLOATING(GPIOA_OTG_FS_DM) | \
|
|
PIN_PUPDR_FLOATING(GPIOA_OTG_FS_DP) | \
|
|
PIN_PUPDR_FLOATING(GPIOA_SWDIO) | \
|
|
PIN_PUPDR_FLOATING(GPIOA_SWCLK) | \
|
|
PIN_PUPDR_PULLUP(GPIOA_PIN15))
|
|
#define VAL_GPIOA_ODR (PIN_ODR_HIGH(GPIOA_BUTTON) | \
|
|
PIN_ODR_HIGH(GPIOA_PIN1) | \
|
|
PIN_ODR_HIGH(GPIOA_PIN2) | \
|
|
PIN_ODR_HIGH(GPIOA_PIN3) | \
|
|
PIN_ODR_HIGH(GPIOA_CS43L22_LRCK) | \
|
|
PIN_ODR_HIGH(GPIOA_L3GD20_SCL) | \
|
|
PIN_ODR_HIGH(GPIOA_L3GD20_SD0) | \
|
|
PIN_ODR_HIGH(GPIOA_L3GD20_SDI) | \
|
|
PIN_ODR_HIGH(GPIOA_PIN8) | \
|
|
PIN_ODR_HIGH(GPIOA_VBUS_FS) | \
|
|
PIN_ODR_HIGH(GPIOA_OTG_FS_ID) | \
|
|
PIN_ODR_HIGH(GPIOA_OTG_FS_DM) | \
|
|
PIN_ODR_HIGH(GPIOA_OTG_FS_DP) | \
|
|
PIN_ODR_HIGH(GPIOA_SWDIO) | \
|
|
PIN_ODR_HIGH(GPIOA_SWCLK) | \
|
|
PIN_ODR_HIGH(GPIOA_PIN15))
|
|
#define VAL_GPIOA_AFRL (PIN_AFIO_AF(GPIOA_BUTTON, 0U) | \
|
|
PIN_AFIO_AF(GPIOA_PIN1, 0U) | \
|
|
PIN_AFIO_AF(GPIOA_PIN2, 0U) | \
|
|
PIN_AFIO_AF(GPIOA_PIN3, 0U) | \
|
|
PIN_AFIO_AF(GPIOA_CS43L22_LRCK, 6U) | \
|
|
PIN_AFIO_AF(GPIOA_L3GD20_SCL, 5U) | \
|
|
PIN_AFIO_AF(GPIOA_L3GD20_SD0, 5U) | \
|
|
PIN_AFIO_AF(GPIOA_L3GD20_SDI, 5U))
|
|
#define VAL_GPIOA_AFRH (PIN_AFIO_AF(GPIOA_PIN8, 0U) | \
|
|
PIN_AFIO_AF(GPIOA_VBUS_FS, 0U) | \
|
|
PIN_AFIO_AF(GPIOA_OTG_FS_ID, 10U) | \
|
|
PIN_AFIO_AF(GPIOA_OTG_FS_DM, 10U) | \
|
|
PIN_AFIO_AF(GPIOA_OTG_FS_DP, 10U) | \
|
|
PIN_AFIO_AF(GPIOA_SWDIO, 0U) | \
|
|
PIN_AFIO_AF(GPIOA_SWCLK, 0U) | \
|
|
PIN_AFIO_AF(GPIOA_PIN15, 0U))
|
|
|
|
/*
|
|
* GPIOB setup:
|
|
*
|
|
* PB0 - PIN0 (input pullup).
|
|
* PB1 - PIN1 (input pullup).
|
|
* PB2 - PIN2 (input pullup).
|
|
* PB3 - SWO (alternate 0).
|
|
* PB4 - PIN4 (input pullup).
|
|
* PB5 - PIN5 (input pullup).
|
|
* PB6 - LSM303DLHC_SCL (alternate 4).
|
|
* PB7 - PIN7 (input pullup).
|
|
* PB8 - PIN8 (input pullup).
|
|
* PB9 - LSM303DLHC_SDA (alternate 4).
|
|
* PB10 - MP45DT02_CLK_IN (alternate 5).
|
|
* PB11 - PIN11 (input pullup).
|
|
* PB12 - PIN12 (input pullup).
|
|
* PB13 - PIN13 (input pullup).
|
|
* PB14 - PIN14 (input pullup).
|
|
* PB15 - PIN15 (input pullup).
|
|
*/
|
|
#define VAL_GPIOB_MODER (PIN_MODE_INPUT(GPIOB_PIN0) | \
|
|
PIN_MODE_INPUT(GPIOB_PIN1) | \
|
|
PIN_MODE_INPUT(GPIOB_PIN2) | \
|
|
PIN_MODE_ALTERNATE(GPIOB_SWO) | \
|
|
PIN_MODE_INPUT(GPIOB_PIN4) | \
|
|
PIN_MODE_INPUT(GPIOB_PIN5) | \
|
|
PIN_MODE_ALTERNATE(GPIOB_LSM303DLHC_SCL) |\
|
|
PIN_MODE_INPUT(GPIOB_PIN7) | \
|
|
PIN_MODE_INPUT(GPIOB_PIN8) | \
|
|
PIN_MODE_ALTERNATE(GPIOB_LSM303DLHC_SDA) |\
|
|
PIN_MODE_ALTERNATE(GPIOB_MP45DT02_CLK_IN) |\
|
|
PIN_MODE_INPUT(GPIOB_PIN11) | \
|
|
PIN_MODE_INPUT(GPIOB_PIN12) | \
|
|
PIN_MODE_INPUT(GPIOB_PIN13) | \
|
|
PIN_MODE_INPUT(GPIOB_PIN14) | \
|
|
PIN_MODE_INPUT(GPIOB_PIN15))
|
|
#define VAL_GPIOB_OTYPER (PIN_OTYPE_PUSHPULL(GPIOB_PIN0) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOB_PIN1) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOB_PIN2) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOB_SWO) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOB_PIN4) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOB_PIN5) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOB_LSM303DLHC_SCL) |\
|
|
PIN_OTYPE_PUSHPULL(GPIOB_PIN7) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOB_PIN8) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOB_LSM303DLHC_SDA) |\
|
|
PIN_OTYPE_PUSHPULL(GPIOB_MP45DT02_CLK_IN) |\
|
|
PIN_OTYPE_PUSHPULL(GPIOB_PIN11) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOB_PIN12) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOB_PIN13) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOB_PIN14) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOB_PIN15))
|
|
#define VAL_GPIOB_OSPEEDR (PIN_OSPEED_HIGH(GPIOB_PIN0) | \
|
|
PIN_OSPEED_HIGH(GPIOB_PIN1) | \
|
|
PIN_OSPEED_HIGH(GPIOB_PIN2) | \
|
|
PIN_OSPEED_HIGH(GPIOB_SWO) | \
|
|
PIN_OSPEED_HIGH(GPIOB_PIN4) | \
|
|
PIN_OSPEED_HIGH(GPIOB_PIN5) | \
|
|
PIN_OSPEED_HIGH(GPIOB_LSM303DLHC_SCL) |\
|
|
PIN_OSPEED_HIGH(GPIOB_PIN7) | \
|
|
PIN_OSPEED_HIGH(GPIOB_PIN8) | \
|
|
PIN_OSPEED_HIGH(GPIOB_LSM303DLHC_SDA) |\
|
|
PIN_OSPEED_HIGH(GPIOB_MP45DT02_CLK_IN) |\
|
|
PIN_OSPEED_HIGH(GPIOB_PIN11) | \
|
|
PIN_OSPEED_HIGH(GPIOB_PIN12) | \
|
|
PIN_OSPEED_HIGH(GPIOB_PIN13) | \
|
|
PIN_OSPEED_HIGH(GPIOB_PIN14) | \
|
|
PIN_OSPEED_HIGH(GPIOB_PIN15))
|
|
#define VAL_GPIOB_PUPDR (PIN_PUPDR_PULLUP(GPIOB_PIN0) | \
|
|
PIN_PUPDR_PULLUP(GPIOB_PIN1) | \
|
|
PIN_PUPDR_PULLUP(GPIOB_PIN2) | \
|
|
PIN_PUPDR_PULLUP(GPIOB_SWO) | \
|
|
PIN_PUPDR_PULLUP(GPIOB_PIN4) | \
|
|
PIN_PUPDR_PULLUP(GPIOB_PIN5) | \
|
|
PIN_PUPDR_FLOATING(GPIOB_LSM303DLHC_SCL) |\
|
|
PIN_PUPDR_PULLUP(GPIOB_PIN7) | \
|
|
PIN_PUPDR_PULLUP(GPIOB_PIN8) | \
|
|
PIN_PUPDR_FLOATING(GPIOB_LSM303DLHC_SDA) |\
|
|
PIN_PUPDR_FLOATING(GPIOB_MP45DT02_CLK_IN) |\
|
|
PIN_PUPDR_PULLUP(GPIOB_PIN11) | \
|
|
PIN_PUPDR_PULLUP(GPIOB_PIN12) | \
|
|
PIN_PUPDR_PULLUP(GPIOB_PIN13) | \
|
|
PIN_PUPDR_PULLUP(GPIOB_PIN14) | \
|
|
PIN_PUPDR_PULLUP(GPIOB_PIN15))
|
|
#define VAL_GPIOB_ODR (PIN_ODR_HIGH(GPIOB_PIN0) | \
|
|
PIN_ODR_HIGH(GPIOB_PIN1) | \
|
|
PIN_ODR_HIGH(GPIOB_PIN2) | \
|
|
PIN_ODR_HIGH(GPIOB_SWO) | \
|
|
PIN_ODR_HIGH(GPIOB_PIN4) | \
|
|
PIN_ODR_HIGH(GPIOB_PIN5) | \
|
|
PIN_ODR_HIGH(GPIOB_LSM303DLHC_SCL) | \
|
|
PIN_ODR_HIGH(GPIOB_PIN7) | \
|
|
PIN_ODR_HIGH(GPIOB_PIN8) | \
|
|
PIN_ODR_HIGH(GPIOB_LSM303DLHC_SDA) | \
|
|
PIN_ODR_HIGH(GPIOB_MP45DT02_CLK_IN) | \
|
|
PIN_ODR_HIGH(GPIOB_PIN11) | \
|
|
PIN_ODR_HIGH(GPIOB_PIN12) | \
|
|
PIN_ODR_HIGH(GPIOB_PIN13) | \
|
|
PIN_ODR_HIGH(GPIOB_PIN14) | \
|
|
PIN_ODR_HIGH(GPIOB_PIN15))
|
|
#define VAL_GPIOB_AFRL (PIN_AFIO_AF(GPIOB_PIN0, 0U) | \
|
|
PIN_AFIO_AF(GPIOB_PIN1, 0U) | \
|
|
PIN_AFIO_AF(GPIOB_PIN2, 0U) | \
|
|
PIN_AFIO_AF(GPIOB_SWO, 0U) | \
|
|
PIN_AFIO_AF(GPIOB_PIN4, 0U) | \
|
|
PIN_AFIO_AF(GPIOB_PIN5, 0U) | \
|
|
PIN_AFIO_AF(GPIOB_LSM303DLHC_SCL, 4U) |\
|
|
PIN_AFIO_AF(GPIOB_PIN7, 0U))
|
|
#define VAL_GPIOB_AFRH (PIN_AFIO_AF(GPIOB_PIN8, 0U) | \
|
|
PIN_AFIO_AF(GPIOB_LSM303DLHC_SDA, 4U) |\
|
|
PIN_AFIO_AF(GPIOB_MP45DT02_CLK_IN, 5U) |\
|
|
PIN_AFIO_AF(GPIOB_PIN11, 0U) | \
|
|
PIN_AFIO_AF(GPIOB_PIN12, 0U) | \
|
|
PIN_AFIO_AF(GPIOB_PIN13, 0U) | \
|
|
PIN_AFIO_AF(GPIOB_PIN14, 0U) | \
|
|
PIN_AFIO_AF(GPIOB_PIN15, 0U))
|
|
|
|
/*
|
|
* GPIOC setup:
|
|
*
|
|
* PC0 - OTG_FS_POWER_ON (output pushpull maximum).
|
|
* PC1 - PIN1 (input pullup).
|
|
* PC2 - PIN2 (input pullup).
|
|
* PC3 - CS43L22_AIN4x MP45DT02_PDM_OUT(alternate 5).
|
|
* PC4 - PIN4 (input pullup).
|
|
* PC5 - PIN5 (input pullup).
|
|
* PC6 - PIN6 (input pullup).
|
|
* PC7 - CS43L22_MCLK (alternate 6).
|
|
* PC8 - PIN8 (input pullup).
|
|
* PC9 - PIN9 (input pullup).
|
|
* PC10 - CS43L22_SCLK (alternate 6).
|
|
* PC11 - PIN11 (input pullup).
|
|
* PC12 - CS43L22_SDIN (alternate 6).
|
|
* PC13 - PIN13 (input pullup).
|
|
* PC14 - OSC32_IN (input floating).
|
|
* PC15 - OSC32_OUT (input floating).
|
|
*/
|
|
#define VAL_GPIOC_MODER (PIN_MODE_OUTPUT(GPIOC_OTG_FS_POWER_ON) |\
|
|
PIN_MODE_INPUT(GPIOC_PIN1) | \
|
|
PIN_MODE_INPUT(GPIOC_PIN2) | \
|
|
PIN_MODE_ALTERNATE(GPIOC_CS43L22_AIN4x) |\
|
|
PIN_MODE_INPUT(GPIOC_PIN4) | \
|
|
PIN_MODE_INPUT(GPIOC_PIN5) | \
|
|
PIN_MODE_INPUT(GPIOC_PIN6) | \
|
|
PIN_MODE_ALTERNATE(GPIOC_CS43L22_MCLK) |\
|
|
PIN_MODE_INPUT(GPIOC_PIN8) | \
|
|
PIN_MODE_INPUT(GPIOC_PIN9) | \
|
|
PIN_MODE_ALTERNATE(GPIOC_CS43L22_SCLK) |\
|
|
PIN_MODE_INPUT(GPIOC_PIN11) | \
|
|
PIN_MODE_ALTERNATE(GPIOC_CS43L22_SDIN) |\
|
|
PIN_MODE_INPUT(GPIOC_PIN13) | \
|
|
PIN_MODE_INPUT(GPIOC_OSC32_IN) | \
|
|
PIN_MODE_INPUT(GPIOC_OSC32_OUT))
|
|
#define VAL_GPIOC_OTYPER (PIN_OTYPE_PUSHPULL(GPIOC_OTG_FS_POWER_ON) |\
|
|
PIN_OTYPE_PUSHPULL(GPIOC_PIN1) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOC_PIN2) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOC_CS43L22_AIN4x) |\
|
|
PIN_OTYPE_PUSHPULL(GPIOC_PIN4) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOC_PIN5) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOC_PIN6) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOC_CS43L22_MCLK) |\
|
|
PIN_OTYPE_PUSHPULL(GPIOC_PIN8) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOC_PIN9) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOC_CS43L22_SCLK) |\
|
|
PIN_OTYPE_PUSHPULL(GPIOC_PIN11) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOC_CS43L22_SDIN) |\
|
|
PIN_OTYPE_PUSHPULL(GPIOC_PIN13) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOC_OSC32_IN) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOC_OSC32_OUT))
|
|
#define VAL_GPIOC_OSPEEDR (PIN_OSPEED_HIGH(GPIOC_OTG_FS_POWER_ON) |\
|
|
PIN_OSPEED_HIGH(GPIOC_PIN1) | \
|
|
PIN_OSPEED_HIGH(GPIOC_PIN2) | \
|
|
PIN_OSPEED_HIGH(GPIOC_CS43L22_AIN4x) | \
|
|
PIN_OSPEED_HIGH(GPIOC_PIN4) | \
|
|
PIN_OSPEED_HIGH(GPIOC_PIN5) | \
|
|
PIN_OSPEED_HIGH(GPIOC_PIN6) | \
|
|
PIN_OSPEED_HIGH(GPIOC_CS43L22_MCLK) | \
|
|
PIN_OSPEED_HIGH(GPIOC_PIN8) | \
|
|
PIN_OSPEED_HIGH(GPIOC_PIN9) | \
|
|
PIN_OSPEED_HIGH(GPIOC_CS43L22_SCLK) | \
|
|
PIN_OSPEED_HIGH(GPIOC_PIN11) | \
|
|
PIN_OSPEED_HIGH(GPIOC_CS43L22_SDIN) | \
|
|
PIN_OSPEED_HIGH(GPIOC_PIN13) | \
|
|
PIN_OSPEED_HIGH(GPIOC_OSC32_IN) | \
|
|
PIN_OSPEED_HIGH(GPIOC_OSC32_OUT))
|
|
#define VAL_GPIOC_PUPDR (PIN_PUPDR_PULLUP(GPIOC_OTG_FS_POWER_ON) |\
|
|
PIN_PUPDR_PULLUP(GPIOC_PIN1) | \
|
|
PIN_PUPDR_PULLUP(GPIOC_PIN2) | \
|
|
PIN_PUPDR_FLOATING(GPIOC_CS43L22_AIN4x) |\
|
|
PIN_PUPDR_PULLUP(GPIOC_PIN4) | \
|
|
PIN_PUPDR_PULLUP(GPIOC_PIN5) | \
|
|
PIN_PUPDR_PULLUP(GPIOC_PIN6) | \
|
|
PIN_PUPDR_PULLUP(GPIOC_CS43L22_MCLK) | \
|
|
PIN_PUPDR_PULLUP(GPIOC_PIN8) | \
|
|
PIN_PUPDR_PULLUP(GPIOC_PIN9) | \
|
|
PIN_PUPDR_PULLUP(GPIOC_CS43L22_SCLK) | \
|
|
PIN_PUPDR_PULLUP(GPIOC_PIN11) | \
|
|
PIN_PUPDR_PULLUP(GPIOC_CS43L22_SDIN) | \
|
|
PIN_PUPDR_PULLUP(GPIOC_PIN13) | \
|
|
PIN_PUPDR_FLOATING(GPIOC_OSC32_IN) | \
|
|
PIN_PUPDR_FLOATING(GPIOC_OSC32_OUT))
|
|
#define VAL_GPIOC_ODR (PIN_ODR_HIGH(GPIOC_OTG_FS_POWER_ON) | \
|
|
PIN_ODR_HIGH(GPIOC_PIN1) | \
|
|
PIN_ODR_HIGH(GPIOC_PIN2) | \
|
|
PIN_ODR_HIGH(GPIOC_CS43L22_AIN4x) | \
|
|
PIN_ODR_HIGH(GPIOC_PIN4) | \
|
|
PIN_ODR_HIGH(GPIOC_PIN5) | \
|
|
PIN_ODR_HIGH(GPIOC_PIN6) | \
|
|
PIN_ODR_HIGH(GPIOC_CS43L22_MCLK) | \
|
|
PIN_ODR_HIGH(GPIOC_PIN8) | \
|
|
PIN_ODR_HIGH(GPIOC_PIN9) | \
|
|
PIN_ODR_HIGH(GPIOC_CS43L22_SCLK) | \
|
|
PIN_ODR_HIGH(GPIOC_PIN11) | \
|
|
PIN_ODR_HIGH(GPIOC_CS43L22_SDIN) | \
|
|
PIN_ODR_HIGH(GPIOC_PIN13) | \
|
|
PIN_ODR_HIGH(GPIOC_OSC32_IN) | \
|
|
PIN_ODR_HIGH(GPIOC_OSC32_OUT))
|
|
#define VAL_GPIOC_AFRL (PIN_AFIO_AF(GPIOC_OTG_FS_POWER_ON, 0U) |\
|
|
PIN_AFIO_AF(GPIOC_PIN1, 0U) | \
|
|
PIN_AFIO_AF(GPIOC_PIN2, 0U) | \
|
|
PIN_AFIO_AF(GPIOC_CS43L22_AIN4x, 5U) | \
|
|
PIN_AFIO_AF(GPIOC_PIN4, 0U) | \
|
|
PIN_AFIO_AF(GPIOC_PIN5, 0U) | \
|
|
PIN_AFIO_AF(GPIOC_PIN6, 0U) | \
|
|
PIN_AFIO_AF(GPIOC_CS43L22_MCLK, 6U))
|
|
#define VAL_GPIOC_AFRH (PIN_AFIO_AF(GPIOC_PIN8, 0U) | \
|
|
PIN_AFIO_AF(GPIOC_PIN9, 0U) | \
|
|
PIN_AFIO_AF(GPIOC_CS43L22_SCLK, 6U) | \
|
|
PIN_AFIO_AF(GPIOC_PIN11, 0U) | \
|
|
PIN_AFIO_AF(GPIOC_CS43L22_SDIN, 6U) | \
|
|
PIN_AFIO_AF(GPIOC_PIN13, 0U) | \
|
|
PIN_AFIO_AF(GPIOC_OSC32_IN, 0U) | \
|
|
PIN_AFIO_AF(GPIOC_OSC32_OUT, 0U))
|
|
|
|
/*
|
|
* GPIOD setup:
|
|
*
|
|
* PD0 - PIN0 (input pullup).
|
|
* PD1 - PIN1 (input pullup).
|
|
* PD2 - PIN2 (input pullup).
|
|
* PD3 - PIN3 (input pullup).
|
|
* PD4 - CS43L22_RESET (output pushpull maximum).
|
|
* PD5 - OverCurrent (input floating).
|
|
* PD6 - PIN6 (input pullup).
|
|
* PD7 - PIN7 (input pullup).
|
|
* PD8 - PIN8 (input pullup).
|
|
* PD9 - PIN9 (input pullup).
|
|
* PD10 - PIN10 (input pullup).
|
|
* PD11 - PIN11 (input pullup).
|
|
* PD12 - LED4 (output pushpull maximum).
|
|
* PD13 - LED3 (output pushpull maximum).
|
|
* PD14 - LED5 (output pushpull maximum).
|
|
* PD15 - LED6 (output pushpull maximum).
|
|
*/
|
|
#define VAL_GPIOD_MODER (PIN_MODE_INPUT(GPIOD_PIN0) | \
|
|
PIN_MODE_INPUT(GPIOD_PIN1) | \
|
|
PIN_MODE_INPUT(GPIOD_PIN2) | \
|
|
PIN_MODE_INPUT(GPIOD_PIN3) | \
|
|
PIN_MODE_OUTPUT(GPIOD_CS43L22_RESET) | \
|
|
PIN_MODE_INPUT(GPIOD_OverCurrent) | \
|
|
PIN_MODE_INPUT(GPIOD_PIN6) | \
|
|
PIN_MODE_INPUT(GPIOD_PIN7) | \
|
|
PIN_MODE_INPUT(GPIOD_PIN8) | \
|
|
PIN_MODE_INPUT(GPIOD_PIN9) | \
|
|
PIN_MODE_INPUT(GPIOD_PIN10) | \
|
|
PIN_MODE_INPUT(GPIOD_PIN11) | \
|
|
PIN_MODE_OUTPUT(GPIOD_LED4) | \
|
|
PIN_MODE_OUTPUT(GPIOD_LED3) | \
|
|
PIN_MODE_OUTPUT(GPIOD_LED5) | \
|
|
PIN_MODE_OUTPUT(GPIOD_LED6))
|
|
#define VAL_GPIOD_OTYPER (PIN_OTYPE_PUSHPULL(GPIOD_PIN0) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOD_PIN1) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOD_PIN2) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOD_PIN3) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOD_CS43L22_RESET) |\
|
|
PIN_OTYPE_PUSHPULL(GPIOD_OverCurrent) |\
|
|
PIN_OTYPE_PUSHPULL(GPIOD_PIN6) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOD_PIN7) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOD_PIN8) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOD_PIN9) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOD_PIN10) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOD_PIN11) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOD_LED4) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOD_LED3) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOD_LED5) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOD_LED6))
|
|
#define VAL_GPIOD_OSPEEDR (PIN_OSPEED_HIGH(GPIOD_PIN0) | \
|
|
PIN_OSPEED_HIGH(GPIOD_PIN1) | \
|
|
PIN_OSPEED_HIGH(GPIOD_PIN2) | \
|
|
PIN_OSPEED_HIGH(GPIOD_PIN3) | \
|
|
PIN_OSPEED_HIGH(GPIOD_CS43L22_RESET) | \
|
|
PIN_OSPEED_HIGH(GPIOD_OverCurrent) | \
|
|
PIN_OSPEED_HIGH(GPIOD_PIN6) | \
|
|
PIN_OSPEED_HIGH(GPIOD_PIN7) | \
|
|
PIN_OSPEED_HIGH(GPIOD_PIN8) | \
|
|
PIN_OSPEED_HIGH(GPIOD_PIN9) | \
|
|
PIN_OSPEED_HIGH(GPIOD_PIN10) | \
|
|
PIN_OSPEED_HIGH(GPIOD_PIN11) | \
|
|
PIN_OSPEED_HIGH(GPIOD_LED4) | \
|
|
PIN_OSPEED_HIGH(GPIOD_LED3) | \
|
|
PIN_OSPEED_HIGH(GPIOD_LED5) | \
|
|
PIN_OSPEED_HIGH(GPIOD_LED6))
|
|
#define VAL_GPIOD_PUPDR (PIN_PUPDR_PULLUP(GPIOD_PIN0) | \
|
|
PIN_PUPDR_PULLUP(GPIOD_PIN1) | \
|
|
PIN_PUPDR_PULLUP(GPIOD_PIN2) | \
|
|
PIN_PUPDR_PULLUP(GPIOD_PIN3) | \
|
|
PIN_PUPDR_PULLUP(GPIOD_CS43L22_RESET) |\
|
|
PIN_PUPDR_FLOATING(GPIOD_OverCurrent) |\
|
|
PIN_PUPDR_PULLUP(GPIOD_PIN6) | \
|
|
PIN_PUPDR_PULLUP(GPIOD_PIN7) | \
|
|
PIN_PUPDR_PULLUP(GPIOD_PIN8) | \
|
|
PIN_PUPDR_PULLUP(GPIOD_PIN9) | \
|
|
PIN_PUPDR_PULLUP(GPIOD_PIN10) | \
|
|
PIN_PUPDR_PULLUP(GPIOD_PIN11) | \
|
|
PIN_PUPDR_FLOATING(GPIOD_LED4) | \
|
|
PIN_PUPDR_FLOATING(GPIOD_LED3) | \
|
|
PIN_PUPDR_FLOATING(GPIOD_LED5) | \
|
|
PIN_PUPDR_FLOATING(GPIOD_LED6))
|
|
#define VAL_GPIOD_ODR (PIN_ODR_HIGH(GPIOD_PIN0) | \
|
|
PIN_ODR_HIGH(GPIOD_PIN1) | \
|
|
PIN_ODR_HIGH(GPIOD_PIN2) | \
|
|
PIN_ODR_HIGH(GPIOD_PIN3) | \
|
|
PIN_ODR_HIGH(GPIOD_CS43L22_RESET) | \
|
|
PIN_ODR_HIGH(GPIOD_OverCurrent) | \
|
|
PIN_ODR_HIGH(GPIOD_PIN6) | \
|
|
PIN_ODR_HIGH(GPIOD_PIN7) | \
|
|
PIN_ODR_HIGH(GPIOD_PIN8) | \
|
|
PIN_ODR_HIGH(GPIOD_PIN9) | \
|
|
PIN_ODR_HIGH(GPIOD_PIN10) | \
|
|
PIN_ODR_HIGH(GPIOD_PIN11) | \
|
|
PIN_ODR_LOW(GPIOD_LED4) | \
|
|
PIN_ODR_LOW(GPIOD_LED3) | \
|
|
PIN_ODR_LOW(GPIOD_LED5) | \
|
|
PIN_ODR_LOW(GPIOD_LED6))
|
|
#define VAL_GPIOD_AFRL (PIN_AFIO_AF(GPIOD_PIN0, 0U) | \
|
|
PIN_AFIO_AF(GPIOD_PIN1, 0U) | \
|
|
PIN_AFIO_AF(GPIOD_PIN2, 0U) | \
|
|
PIN_AFIO_AF(GPIOD_PIN3, 0U) | \
|
|
PIN_AFIO_AF(GPIOD_CS43L22_RESET, 0U) | \
|
|
PIN_AFIO_AF(GPIOD_OverCurrent, 0U) | \
|
|
PIN_AFIO_AF(GPIOD_PIN6, 0U) | \
|
|
PIN_AFIO_AF(GPIOD_PIN7, 0U))
|
|
#define VAL_GPIOD_AFRH (PIN_AFIO_AF(GPIOD_PIN8, 0U) | \
|
|
PIN_AFIO_AF(GPIOD_PIN9, 0U) | \
|
|
PIN_AFIO_AF(GPIOD_PIN10, 0U) | \
|
|
PIN_AFIO_AF(GPIOD_PIN11, 0U) | \
|
|
PIN_AFIO_AF(GPIOD_LED4, 0U) | \
|
|
PIN_AFIO_AF(GPIOD_LED3, 0U) | \
|
|
PIN_AFIO_AF(GPIOD_LED5, 0U) | \
|
|
PIN_AFIO_AF(GPIOD_LED6, 0U))
|
|
|
|
/*
|
|
* GPIOE setup:
|
|
*
|
|
* PE0 - L3GD20_INT1 (input pullup).
|
|
* PE1 - L3GD20_INT2 (input pullup).
|
|
* PE2 - LSM303DLHC_DRDY (input floating).
|
|
* PE3 - L3GD20_CS (output pushpull maximum).
|
|
* PE4 - LSM303DLHC_INT1 (output pushpull maximum).
|
|
* PE5 - LSM303DLHC_INT2 (output pushpull maximum).
|
|
* PE6 - PIN6 (input pullup).
|
|
* PE7 - PIN7 (input pullup).
|
|
* PE8 - PIN8 (input pullup).
|
|
* PE9 - PIN9 (input pullup).
|
|
* PE10 - PIN10 (input pullup).
|
|
* PE11 - PIN11 (input pullup).
|
|
* PE12 - PIN12 (input pullup).
|
|
* PE13 - PIN13 (input pullup).
|
|
* PE14 - PIN14 (input pullup).
|
|
* PE15 - PIN15 (input pullup).
|
|
*/
|
|
#define VAL_GPIOE_MODER (PIN_MODE_INPUT(GPIOE_L3GD20_INT1) | \
|
|
PIN_MODE_INPUT(GPIOE_L3GD20_INT2) | \
|
|
PIN_MODE_INPUT(GPIOE_LSM303DLHC_DRDY) |\
|
|
PIN_MODE_OUTPUT(GPIOE_L3GD20_CS) | \
|
|
PIN_MODE_OUTPUT(GPIOE_LSM303DLHC_INT1) |\
|
|
PIN_MODE_OUTPUT(GPIOE_LSM303DLHC_INT2) |\
|
|
PIN_MODE_INPUT(GPIOE_PIN6) | \
|
|
PIN_MODE_INPUT(GPIOE_PIN7) | \
|
|
PIN_MODE_INPUT(GPIOE_PIN8) | \
|
|
PIN_MODE_INPUT(GPIOE_PIN9) | \
|
|
PIN_MODE_INPUT(GPIOE_PIN10) | \
|
|
PIN_MODE_INPUT(GPIOE_PIN11) | \
|
|
PIN_MODE_INPUT(GPIOE_PIN12) | \
|
|
PIN_MODE_INPUT(GPIOE_PIN13) | \
|
|
PIN_MODE_INPUT(GPIOE_PIN14) | \
|
|
PIN_MODE_INPUT(GPIOE_PIN15))
|
|
#define VAL_GPIOE_OTYPER (PIN_OTYPE_PUSHPULL(GPIOE_L3GD20_INT1) |\
|
|
PIN_OTYPE_PUSHPULL(GPIOE_L3GD20_INT2) |\
|
|
PIN_OTYPE_PUSHPULL(GPIOE_LSM303DLHC_DRDY) |\
|
|
PIN_OTYPE_PUSHPULL(GPIOE_L3GD20_CS) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOE_LSM303DLHC_INT1) |\
|
|
PIN_OTYPE_PUSHPULL(GPIOE_LSM303DLHC_INT2) |\
|
|
PIN_OTYPE_PUSHPULL(GPIOE_PIN6) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOE_PIN7) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOE_PIN8) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOE_PIN9) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOE_PIN10) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOE_PIN11) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOE_PIN12) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOE_PIN13) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOE_PIN14) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOE_PIN15))
|
|
#define VAL_GPIOE_OSPEEDR (PIN_OSPEED_HIGH(GPIOE_L3GD20_INT1) | \
|
|
PIN_OSPEED_HIGH(GPIOE_L3GD20_INT2) | \
|
|
PIN_OSPEED_HIGH(GPIOE_LSM303DLHC_DRDY) |\
|
|
PIN_OSPEED_HIGH(GPIOE_L3GD20_CS) | \
|
|
PIN_OSPEED_HIGH(GPIOE_LSM303DLHC_INT1) |\
|
|
PIN_OSPEED_HIGH(GPIOE_LSM303DLHC_INT2) |\
|
|
PIN_OSPEED_HIGH(GPIOE_PIN6) | \
|
|
PIN_OSPEED_HIGH(GPIOE_PIN7) | \
|
|
PIN_OSPEED_HIGH(GPIOE_PIN8) | \
|
|
PIN_OSPEED_HIGH(GPIOE_PIN9) | \
|
|
PIN_OSPEED_HIGH(GPIOE_PIN10) | \
|
|
PIN_OSPEED_HIGH(GPIOE_PIN11) | \
|
|
PIN_OSPEED_HIGH(GPIOE_PIN12) | \
|
|
PIN_OSPEED_HIGH(GPIOE_PIN13) | \
|
|
PIN_OSPEED_HIGH(GPIOE_PIN14) | \
|
|
PIN_OSPEED_HIGH(GPIOE_PIN15))
|
|
#define VAL_GPIOE_PUPDR (PIN_PUPDR_PULLUP(GPIOE_L3GD20_INT1) | \
|
|
PIN_PUPDR_PULLUP(GPIOE_L3GD20_INT2) | \
|
|
PIN_PUPDR_FLOATING(GPIOE_LSM303DLHC_DRDY) |\
|
|
PIN_PUPDR_PULLUP(GPIOE_L3GD20_CS) | \
|
|
PIN_PUPDR_PULLUP(GPIOE_LSM303DLHC_INT1) |\
|
|
PIN_PUPDR_PULLUP(GPIOE_LSM303DLHC_INT2) |\
|
|
PIN_PUPDR_PULLUP(GPIOE_PIN6) | \
|
|
PIN_PUPDR_PULLUP(GPIOE_PIN7) | \
|
|
PIN_PUPDR_PULLUP(GPIOE_PIN8) | \
|
|
PIN_PUPDR_PULLUP(GPIOE_PIN9) | \
|
|
PIN_PUPDR_PULLUP(GPIOE_PIN10) | \
|
|
PIN_PUPDR_PULLUP(GPIOE_PIN11) | \
|
|
PIN_PUPDR_PULLUP(GPIOE_PIN12) | \
|
|
PIN_PUPDR_PULLUP(GPIOE_PIN13) | \
|
|
PIN_PUPDR_PULLUP(GPIOE_PIN14) | \
|
|
PIN_PUPDR_PULLUP(GPIOE_PIN15))
|
|
#define VAL_GPIOE_ODR (PIN_ODR_HIGH(GPIOE_L3GD20_INT1) | \
|
|
PIN_ODR_HIGH(GPIOE_L3GD20_INT2) | \
|
|
PIN_ODR_HIGH(GPIOE_LSM303DLHC_DRDY) | \
|
|
PIN_ODR_HIGH(GPIOE_L3GD20_CS) | \
|
|
PIN_ODR_HIGH(GPIOE_LSM303DLHC_INT1) | \
|
|
PIN_ODR_HIGH(GPIOE_LSM303DLHC_INT2) | \
|
|
PIN_ODR_HIGH(GPIOE_PIN6) | \
|
|
PIN_ODR_HIGH(GPIOE_PIN7) | \
|
|
PIN_ODR_HIGH(GPIOE_PIN8) | \
|
|
PIN_ODR_HIGH(GPIOE_PIN9) | \
|
|
PIN_ODR_HIGH(GPIOE_PIN10) | \
|
|
PIN_ODR_HIGH(GPIOE_PIN11) | \
|
|
PIN_ODR_HIGH(GPIOE_PIN12) | \
|
|
PIN_ODR_HIGH(GPIOE_PIN13) | \
|
|
PIN_ODR_HIGH(GPIOE_PIN14) | \
|
|
PIN_ODR_HIGH(GPIOE_PIN15))
|
|
#define VAL_GPIOE_AFRL (PIN_AFIO_AF(GPIOE_L3GD20_INT1, 0U) | \
|
|
PIN_AFIO_AF(GPIOE_L3GD20_INT2, 0U) | \
|
|
PIN_AFIO_AF(GPIOE_LSM303DLHC_DRDY, 0U) |\
|
|
PIN_AFIO_AF(GPIOE_L3GD20_CS, 0U) | \
|
|
PIN_AFIO_AF(GPIOE_LSM303DLHC_INT1, 0U) |\
|
|
PIN_AFIO_AF(GPIOE_LSM303DLHC_INT2, 0U) |\
|
|
PIN_AFIO_AF(GPIOE_PIN6, 0U) | \
|
|
PIN_AFIO_AF(GPIOE_PIN7, 0U))
|
|
#define VAL_GPIOE_AFRH (PIN_AFIO_AF(GPIOE_PIN8, 0U) | \
|
|
PIN_AFIO_AF(GPIOE_PIN9, 0U) | \
|
|
PIN_AFIO_AF(GPIOE_PIN10, 0U) | \
|
|
PIN_AFIO_AF(GPIOE_PIN11, 0U) | \
|
|
PIN_AFIO_AF(GPIOE_PIN12, 0U) | \
|
|
PIN_AFIO_AF(GPIOE_PIN13, 0U) | \
|
|
PIN_AFIO_AF(GPIOE_PIN14, 0U) | \
|
|
PIN_AFIO_AF(GPIOE_PIN15, 0U))
|
|
|
|
/*
|
|
* GPIOF setup:
|
|
*
|
|
* PF0 - PIN0 (input pullup).
|
|
* PF1 - PIN1 (input pullup).
|
|
* PF2 - PIN2 (input pullup).
|
|
* PF3 - PIN3 (input pullup).
|
|
* PF4 - PIN4 (input pullup).
|
|
* PF5 - PIN5 (input pullup).
|
|
* PF6 - PIN6 (input pullup).
|
|
* PF7 - PIN7 (input pullup).
|
|
* PF8 - PIN8 (input pullup).
|
|
* PF9 - PIN9 (input pullup).
|
|
* PF10 - PIN10 (input pullup).
|
|
* PF11 - PIN11 (input pullup).
|
|
* PF12 - PIN12 (input pullup).
|
|
* PF13 - PIN13 (input pullup).
|
|
* PF14 - PIN14 (input pullup).
|
|
* PF15 - PIN15 (input pullup).
|
|
*/
|
|
#define VAL_GPIOF_MODER (PIN_MODE_INPUT(GPIOF_PIN0) | \
|
|
PIN_MODE_INPUT(GPIOF_PIN1) | \
|
|
PIN_MODE_INPUT(GPIOF_PIN2) | \
|
|
PIN_MODE_INPUT(GPIOF_PIN3) | \
|
|
PIN_MODE_INPUT(GPIOF_PIN4) | \
|
|
PIN_MODE_INPUT(GPIOF_PIN5) | \
|
|
PIN_MODE_INPUT(GPIOF_PIN6) | \
|
|
PIN_MODE_INPUT(GPIOF_PIN7) | \
|
|
PIN_MODE_INPUT(GPIOF_PIN8) | \
|
|
PIN_MODE_INPUT(GPIOF_PIN9) | \
|
|
PIN_MODE_INPUT(GPIOF_PIN10) | \
|
|
PIN_MODE_INPUT(GPIOF_PIN11) | \
|
|
PIN_MODE_INPUT(GPIOF_PIN12) | \
|
|
PIN_MODE_INPUT(GPIOF_PIN13) | \
|
|
PIN_MODE_INPUT(GPIOF_PIN14) | \
|
|
PIN_MODE_INPUT(GPIOF_PIN15))
|
|
#define VAL_GPIOF_OTYPER (PIN_OTYPE_PUSHPULL(GPIOF_PIN0) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOF_PIN1) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOF_PIN2) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOF_PIN3) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOF_PIN4) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOF_PIN5) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOF_PIN6) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOF_PIN7) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOF_PIN8) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOF_PIN9) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOF_PIN10) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOF_PIN11) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOF_PIN12) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOF_PIN13) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOF_PIN14) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOF_PIN15))
|
|
#define VAL_GPIOF_OSPEEDR (PIN_OSPEED_HIGH(GPIOF_PIN0) | \
|
|
PIN_OSPEED_HIGH(GPIOF_PIN1) | \
|
|
PIN_OSPEED_HIGH(GPIOF_PIN2) | \
|
|
PIN_OSPEED_HIGH(GPIOF_PIN3) | \
|
|
PIN_OSPEED_HIGH(GPIOF_PIN4) | \
|
|
PIN_OSPEED_HIGH(GPIOF_PIN5) | \
|
|
PIN_OSPEED_HIGH(GPIOF_PIN6) | \
|
|
PIN_OSPEED_HIGH(GPIOF_PIN7) | \
|
|
PIN_OSPEED_HIGH(GPIOF_PIN8) | \
|
|
PIN_OSPEED_HIGH(GPIOF_PIN9) | \
|
|
PIN_OSPEED_HIGH(GPIOF_PIN10) | \
|
|
PIN_OSPEED_HIGH(GPIOF_PIN11) | \
|
|
PIN_OSPEED_HIGH(GPIOF_PIN12) | \
|
|
PIN_OSPEED_HIGH(GPIOF_PIN13) | \
|
|
PIN_OSPEED_HIGH(GPIOF_PIN14) | \
|
|
PIN_OSPEED_HIGH(GPIOF_PIN15))
|
|
#define VAL_GPIOF_PUPDR (PIN_PUPDR_PULLUP(GPIOF_PIN0) | \
|
|
PIN_PUPDR_PULLUP(GPIOF_PIN1) | \
|
|
PIN_PUPDR_PULLUP(GPIOF_PIN2) | \
|
|
PIN_PUPDR_PULLUP(GPIOF_PIN3) | \
|
|
PIN_PUPDR_PULLUP(GPIOF_PIN4) | \
|
|
PIN_PUPDR_PULLUP(GPIOF_PIN5) | \
|
|
PIN_PUPDR_PULLUP(GPIOF_PIN6) | \
|
|
PIN_PUPDR_PULLUP(GPIOF_PIN7) | \
|
|
PIN_PUPDR_PULLUP(GPIOF_PIN8) | \
|
|
PIN_PUPDR_PULLUP(GPIOF_PIN9) | \
|
|
PIN_PUPDR_PULLUP(GPIOF_PIN10) | \
|
|
PIN_PUPDR_PULLUP(GPIOF_PIN11) | \
|
|
PIN_PUPDR_PULLUP(GPIOF_PIN12) | \
|
|
PIN_PUPDR_PULLUP(GPIOF_PIN13) | \
|
|
PIN_PUPDR_PULLUP(GPIOF_PIN14) | \
|
|
PIN_PUPDR_PULLUP(GPIOF_PIN15))
|
|
#define VAL_GPIOF_ODR (PIN_ODR_HIGH(GPIOF_PIN0) | \
|
|
PIN_ODR_HIGH(GPIOF_PIN1) | \
|
|
PIN_ODR_HIGH(GPIOF_PIN2) | \
|
|
PIN_ODR_HIGH(GPIOF_PIN3) | \
|
|
PIN_ODR_HIGH(GPIOF_PIN4) | \
|
|
PIN_ODR_HIGH(GPIOF_PIN5) | \
|
|
PIN_ODR_HIGH(GPIOF_PIN6) | \
|
|
PIN_ODR_HIGH(GPIOF_PIN7) | \
|
|
PIN_ODR_HIGH(GPIOF_PIN8) | \
|
|
PIN_ODR_HIGH(GPIOF_PIN9) | \
|
|
PIN_ODR_HIGH(GPIOF_PIN10) | \
|
|
PIN_ODR_HIGH(GPIOF_PIN11) | \
|
|
PIN_ODR_HIGH(GPIOF_PIN12) | \
|
|
PIN_ODR_HIGH(GPIOF_PIN13) | \
|
|
PIN_ODR_HIGH(GPIOF_PIN14) | \
|
|
PIN_ODR_HIGH(GPIOF_PIN15))
|
|
#define VAL_GPIOF_AFRL (PIN_AFIO_AF(GPIOF_PIN0, 0U) | \
|
|
PIN_AFIO_AF(GPIOF_PIN1, 0U) | \
|
|
PIN_AFIO_AF(GPIOF_PIN2, 0U) | \
|
|
PIN_AFIO_AF(GPIOF_PIN3, 0U) | \
|
|
PIN_AFIO_AF(GPIOF_PIN4, 0U) | \
|
|
PIN_AFIO_AF(GPIOF_PIN5, 0U) | \
|
|
PIN_AFIO_AF(GPIOF_PIN6, 0U) | \
|
|
PIN_AFIO_AF(GPIOF_PIN7, 0U))
|
|
#define VAL_GPIOF_AFRH (PIN_AFIO_AF(GPIOF_PIN8, 0U) | \
|
|
PIN_AFIO_AF(GPIOF_PIN9, 0U) | \
|
|
PIN_AFIO_AF(GPIOF_PIN10, 0U) | \
|
|
PIN_AFIO_AF(GPIOF_PIN11, 0U) | \
|
|
PIN_AFIO_AF(GPIOF_PIN12, 0U) | \
|
|
PIN_AFIO_AF(GPIOF_PIN13, 0U) | \
|
|
PIN_AFIO_AF(GPIOF_PIN14, 0U) | \
|
|
PIN_AFIO_AF(GPIOF_PIN15, 0U))
|
|
|
|
/*
|
|
* GPIOG setup:
|
|
*
|
|
* PG0 - PIN0 (input pullup).
|
|
* PG1 - PIN1 (input pullup).
|
|
* PG2 - PIN2 (input pullup).
|
|
* PG3 - PIN3 (input pullup).
|
|
* PG4 - PIN4 (input pullup).
|
|
* PG5 - PIN5 (input pullup).
|
|
* PG6 - PIN6 (input pullup).
|
|
* PG7 - PIN7 (input pullup).
|
|
* PG8 - PIN8 (input pullup).
|
|
* PG9 - PIN9 (input pullup).
|
|
* PG10 - PIN10 (input pullup).
|
|
* PG11 - PIN11 (input pullup).
|
|
* PG12 - PIN12 (input pullup).
|
|
* PG13 - PIN13 (input pullup).
|
|
* PG14 - PIN14 (input pullup).
|
|
* PG15 - PIN15 (input pullup).
|
|
*/
|
|
#define VAL_GPIOG_MODER (PIN_MODE_INPUT(GPIOG_PIN0) | \
|
|
PIN_MODE_INPUT(GPIOG_PIN1) | \
|
|
PIN_MODE_INPUT(GPIOG_PIN2) | \
|
|
PIN_MODE_INPUT(GPIOG_PIN3) | \
|
|
PIN_MODE_INPUT(GPIOG_PIN4) | \
|
|
PIN_MODE_INPUT(GPIOG_PIN5) | \
|
|
PIN_MODE_INPUT(GPIOG_PIN6) | \
|
|
PIN_MODE_INPUT(GPIOG_PIN7) | \
|
|
PIN_MODE_INPUT(GPIOG_PIN8) | \
|
|
PIN_MODE_INPUT(GPIOG_PIN9) | \
|
|
PIN_MODE_INPUT(GPIOG_PIN10) | \
|
|
PIN_MODE_INPUT(GPIOG_PIN11) | \
|
|
PIN_MODE_INPUT(GPIOG_PIN12) | \
|
|
PIN_MODE_INPUT(GPIOG_PIN13) | \
|
|
PIN_MODE_INPUT(GPIOG_PIN14) | \
|
|
PIN_MODE_INPUT(GPIOG_PIN15))
|
|
#define VAL_GPIOG_OTYPER (PIN_OTYPE_PUSHPULL(GPIOG_PIN0) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOG_PIN1) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOG_PIN2) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOG_PIN3) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOG_PIN4) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOG_PIN5) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOG_PIN6) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOG_PIN7) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOG_PIN8) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOG_PIN9) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOG_PIN10) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOG_PIN11) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOG_PIN12) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOG_PIN13) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOG_PIN14) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOG_PIN15))
|
|
#define VAL_GPIOG_OSPEEDR (PIN_OSPEED_HIGH(GPIOG_PIN0) | \
|
|
PIN_OSPEED_HIGH(GPIOG_PIN1) | \
|
|
PIN_OSPEED_HIGH(GPIOG_PIN2) | \
|
|
PIN_OSPEED_HIGH(GPIOG_PIN3) | \
|
|
PIN_OSPEED_HIGH(GPIOG_PIN4) | \
|
|
PIN_OSPEED_HIGH(GPIOG_PIN5) | \
|
|
PIN_OSPEED_HIGH(GPIOG_PIN6) | \
|
|
PIN_OSPEED_HIGH(GPIOG_PIN7) | \
|
|
PIN_OSPEED_HIGH(GPIOG_PIN8) | \
|
|
PIN_OSPEED_HIGH(GPIOG_PIN9) | \
|
|
PIN_OSPEED_HIGH(GPIOG_PIN10) | \
|
|
PIN_OSPEED_HIGH(GPIOG_PIN11) | \
|
|
PIN_OSPEED_HIGH(GPIOG_PIN12) | \
|
|
PIN_OSPEED_HIGH(GPIOG_PIN13) | \
|
|
PIN_OSPEED_HIGH(GPIOG_PIN14) | \
|
|
PIN_OSPEED_HIGH(GPIOG_PIN15))
|
|
#define VAL_GPIOG_PUPDR (PIN_PUPDR_PULLUP(GPIOG_PIN0) | \
|
|
PIN_PUPDR_PULLUP(GPIOG_PIN1) | \
|
|
PIN_PUPDR_PULLUP(GPIOG_PIN2) | \
|
|
PIN_PUPDR_PULLUP(GPIOG_PIN3) | \
|
|
PIN_PUPDR_PULLUP(GPIOG_PIN4) | \
|
|
PIN_PUPDR_PULLUP(GPIOG_PIN5) | \
|
|
PIN_PUPDR_PULLUP(GPIOG_PIN6) | \
|
|
PIN_PUPDR_PULLUP(GPIOG_PIN7) | \
|
|
PIN_PUPDR_PULLUP(GPIOG_PIN8) | \
|
|
PIN_PUPDR_PULLUP(GPIOG_PIN9) | \
|
|
PIN_PUPDR_PULLUP(GPIOG_PIN10) | \
|
|
PIN_PUPDR_PULLUP(GPIOG_PIN11) | \
|
|
PIN_PUPDR_PULLUP(GPIOG_PIN12) | \
|
|
PIN_PUPDR_PULLUP(GPIOG_PIN13) | \
|
|
PIN_PUPDR_PULLUP(GPIOG_PIN14) | \
|
|
PIN_PUPDR_PULLUP(GPIOG_PIN15))
|
|
#define VAL_GPIOG_ODR (PIN_ODR_HIGH(GPIOG_PIN0) | \
|
|
PIN_ODR_HIGH(GPIOG_PIN1) | \
|
|
PIN_ODR_HIGH(GPIOG_PIN2) | \
|
|
PIN_ODR_HIGH(GPIOG_PIN3) | \
|
|
PIN_ODR_HIGH(GPIOG_PIN4) | \
|
|
PIN_ODR_HIGH(GPIOG_PIN5) | \
|
|
PIN_ODR_HIGH(GPIOG_PIN6) | \
|
|
PIN_ODR_HIGH(GPIOG_PIN7) | \
|
|
PIN_ODR_HIGH(GPIOG_PIN8) | \
|
|
PIN_ODR_HIGH(GPIOG_PIN9) | \
|
|
PIN_ODR_HIGH(GPIOG_PIN10) | \
|
|
PIN_ODR_HIGH(GPIOG_PIN11) | \
|
|
PIN_ODR_HIGH(GPIOG_PIN12) | \
|
|
PIN_ODR_HIGH(GPIOG_PIN13) | \
|
|
PIN_ODR_HIGH(GPIOG_PIN14) | \
|
|
PIN_ODR_HIGH(GPIOG_PIN15))
|
|
#define VAL_GPIOG_AFRL (PIN_AFIO_AF(GPIOG_PIN0, 0U) | \
|
|
PIN_AFIO_AF(GPIOG_PIN1, 0U) | \
|
|
PIN_AFIO_AF(GPIOG_PIN2, 0U) | \
|
|
PIN_AFIO_AF(GPIOG_PIN3, 0U) | \
|
|
PIN_AFIO_AF(GPIOG_PIN4, 0U) | \
|
|
PIN_AFIO_AF(GPIOG_PIN5, 0U) | \
|
|
PIN_AFIO_AF(GPIOG_PIN6, 0U) | \
|
|
PIN_AFIO_AF(GPIOG_PIN7, 0U))
|
|
#define VAL_GPIOG_AFRH (PIN_AFIO_AF(GPIOG_PIN8, 0U) | \
|
|
PIN_AFIO_AF(GPIOG_PIN9, 0U) | \
|
|
PIN_AFIO_AF(GPIOG_PIN10, 0U) | \
|
|
PIN_AFIO_AF(GPIOG_PIN11, 0U) | \
|
|
PIN_AFIO_AF(GPIOG_PIN12, 0U) | \
|
|
PIN_AFIO_AF(GPIOG_PIN13, 0U) | \
|
|
PIN_AFIO_AF(GPIOG_PIN14, 0U) | \
|
|
PIN_AFIO_AF(GPIOG_PIN15, 0U))
|
|
|
|
/*
|
|
* GPIOH setup:
|
|
*
|
|
* PH0 - OSC_IN (input floating).
|
|
* PH1 - OSC_OUT (input floating).
|
|
* PH2 - PIN2 (input pullup).
|
|
* PH3 - PIN3 (input pullup).
|
|
* PH4 - PIN4 (input pullup).
|
|
* PH5 - PIN5 (input pullup).
|
|
* PH6 - PIN6 (input pullup).
|
|
* PH7 - PIN7 (input pullup).
|
|
* PH8 - PIN8 (input pullup).
|
|
* PH9 - PIN9 (input pullup).
|
|
* PH10 - PIN10 (input pullup).
|
|
* PH11 - PIN11 (input pullup).
|
|
* PH12 - PIN12 (input pullup).
|
|
* PH13 - PIN13 (input pullup).
|
|
* PH14 - PIN14 (input pullup).
|
|
* PH15 - PIN15 (input pullup).
|
|
*/
|
|
#define VAL_GPIOH_MODER (PIN_MODE_INPUT(GPIOH_OSC_IN) | \
|
|
PIN_MODE_INPUT(GPIOH_OSC_OUT) | \
|
|
PIN_MODE_INPUT(GPIOH_PIN2) | \
|
|
PIN_MODE_INPUT(GPIOH_PIN3) | \
|
|
PIN_MODE_INPUT(GPIOH_PIN4) | \
|
|
PIN_MODE_INPUT(GPIOH_PIN5) | \
|
|
PIN_MODE_INPUT(GPIOH_PIN6) | \
|
|
PIN_MODE_INPUT(GPIOH_PIN7) | \
|
|
PIN_MODE_INPUT(GPIOH_PIN8) | \
|
|
PIN_MODE_INPUT(GPIOH_PIN9) | \
|
|
PIN_MODE_INPUT(GPIOH_PIN10) | \
|
|
PIN_MODE_INPUT(GPIOH_PIN11) | \
|
|
PIN_MODE_INPUT(GPIOH_PIN12) | \
|
|
PIN_MODE_INPUT(GPIOH_PIN13) | \
|
|
PIN_MODE_INPUT(GPIOH_PIN14) | \
|
|
PIN_MODE_INPUT(GPIOH_PIN15))
|
|
#define VAL_GPIOH_OTYPER (PIN_OTYPE_PUSHPULL(GPIOH_OSC_IN) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOH_OSC_OUT) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOH_PIN2) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOH_PIN3) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOH_PIN4) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOH_PIN5) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOH_PIN6) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOH_PIN7) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOH_PIN8) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOH_PIN9) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOH_PIN10) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOH_PIN11) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOH_PIN12) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOH_PIN13) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOH_PIN14) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOH_PIN15))
|
|
#define VAL_GPIOH_OSPEEDR (PIN_OSPEED_HIGH(GPIOH_OSC_IN) | \
|
|
PIN_OSPEED_HIGH(GPIOH_OSC_OUT) | \
|
|
PIN_OSPEED_HIGH(GPIOH_PIN2) | \
|
|
PIN_OSPEED_HIGH(GPIOH_PIN3) | \
|
|
PIN_OSPEED_HIGH(GPIOH_PIN4) | \
|
|
PIN_OSPEED_HIGH(GPIOH_PIN5) | \
|
|
PIN_OSPEED_HIGH(GPIOH_PIN6) | \
|
|
PIN_OSPEED_HIGH(GPIOH_PIN7) | \
|
|
PIN_OSPEED_HIGH(GPIOH_PIN8) | \
|
|
PIN_OSPEED_HIGH(GPIOH_PIN9) | \
|
|
PIN_OSPEED_HIGH(GPIOH_PIN10) | \
|
|
PIN_OSPEED_HIGH(GPIOH_PIN11) | \
|
|
PIN_OSPEED_HIGH(GPIOH_PIN12) | \
|
|
PIN_OSPEED_HIGH(GPIOH_PIN13) | \
|
|
PIN_OSPEED_HIGH(GPIOH_PIN14) | \
|
|
PIN_OSPEED_HIGH(GPIOH_PIN15))
|
|
#define VAL_GPIOH_PUPDR (PIN_PUPDR_FLOATING(GPIOH_OSC_IN) | \
|
|
PIN_PUPDR_FLOATING(GPIOH_OSC_OUT) | \
|
|
PIN_PUPDR_PULLUP(GPIOH_PIN2) | \
|
|
PIN_PUPDR_PULLUP(GPIOH_PIN3) | \
|
|
PIN_PUPDR_PULLUP(GPIOH_PIN4) | \
|
|
PIN_PUPDR_PULLUP(GPIOH_PIN5) | \
|
|
PIN_PUPDR_PULLUP(GPIOH_PIN6) | \
|
|
PIN_PUPDR_PULLUP(GPIOH_PIN7) | \
|
|
PIN_PUPDR_PULLUP(GPIOH_PIN8) | \
|
|
PIN_PUPDR_PULLUP(GPIOH_PIN9) | \
|
|
PIN_PUPDR_PULLUP(GPIOH_PIN10) | \
|
|
PIN_PUPDR_PULLUP(GPIOH_PIN11) | \
|
|
PIN_PUPDR_PULLUP(GPIOH_PIN12) | \
|
|
PIN_PUPDR_PULLUP(GPIOH_PIN13) | \
|
|
PIN_PUPDR_PULLUP(GPIOH_PIN14) | \
|
|
PIN_PUPDR_PULLUP(GPIOH_PIN15))
|
|
#define VAL_GPIOH_ODR (PIN_ODR_HIGH(GPIOH_OSC_IN) | \
|
|
PIN_ODR_HIGH(GPIOH_OSC_OUT) | \
|
|
PIN_ODR_HIGH(GPIOH_PIN2) | \
|
|
PIN_ODR_HIGH(GPIOH_PIN3) | \
|
|
PIN_ODR_HIGH(GPIOH_PIN4) | \
|
|
PIN_ODR_HIGH(GPIOH_PIN5) | \
|
|
PIN_ODR_HIGH(GPIOH_PIN6) | \
|
|
PIN_ODR_HIGH(GPIOH_PIN7) | \
|
|
PIN_ODR_HIGH(GPIOH_PIN8) | \
|
|
PIN_ODR_HIGH(GPIOH_PIN9) | \
|
|
PIN_ODR_HIGH(GPIOH_PIN10) | \
|
|
PIN_ODR_HIGH(GPIOH_PIN11) | \
|
|
PIN_ODR_HIGH(GPIOH_PIN12) | \
|
|
PIN_ODR_HIGH(GPIOH_PIN13) | \
|
|
PIN_ODR_HIGH(GPIOH_PIN14) | \
|
|
PIN_ODR_HIGH(GPIOH_PIN15))
|
|
#define VAL_GPIOH_AFRL (PIN_AFIO_AF(GPIOH_OSC_IN, 0U) | \
|
|
PIN_AFIO_AF(GPIOH_OSC_OUT, 0U) | \
|
|
PIN_AFIO_AF(GPIOH_PIN2, 0U) | \
|
|
PIN_AFIO_AF(GPIOH_PIN3, 0U) | \
|
|
PIN_AFIO_AF(GPIOH_PIN4, 0U) | \
|
|
PIN_AFIO_AF(GPIOH_PIN5, 0U) | \
|
|
PIN_AFIO_AF(GPIOH_PIN6, 0U) | \
|
|
PIN_AFIO_AF(GPIOH_PIN7, 0U))
|
|
#define VAL_GPIOH_AFRH (PIN_AFIO_AF(GPIOH_PIN8, 0U) | \
|
|
PIN_AFIO_AF(GPIOH_PIN9, 0U) | \
|
|
PIN_AFIO_AF(GPIOH_PIN10, 0U) | \
|
|
PIN_AFIO_AF(GPIOH_PIN11, 0U) | \
|
|
PIN_AFIO_AF(GPIOH_PIN12, 0U) | \
|
|
PIN_AFIO_AF(GPIOH_PIN13, 0U) | \
|
|
PIN_AFIO_AF(GPIOH_PIN14, 0U) | \
|
|
PIN_AFIO_AF(GPIOH_PIN15, 0U))
|
|
|
|
/*
|
|
* GPIOI setup:
|
|
*
|
|
* PI0 - PIN0 (input pullup).
|
|
* PI1 - PIN1 (input pullup).
|
|
* PI2 - PIN2 (input pullup).
|
|
* PI3 - PIN3 (input pullup).
|
|
* PI4 - PIN4 (input pullup).
|
|
* PI5 - PIN5 (input pullup).
|
|
* PI6 - PIN6 (input pullup).
|
|
* PI7 - PIN7 (input pullup).
|
|
* PI8 - PIN8 (input pullup).
|
|
* PI9 - PIN9 (input pullup).
|
|
* PI10 - PIN10 (input pullup).
|
|
* PI11 - PIN11 (input pullup).
|
|
* PI12 - PIN12 (input pullup).
|
|
* PI13 - PIN13 (input pullup).
|
|
* PI14 - PIN14 (input pullup).
|
|
* PI15 - PIN15 (input pullup).
|
|
*/
|
|
#define VAL_GPIOI_MODER (PIN_MODE_INPUT(GPIOI_PIN0) | \
|
|
PIN_MODE_INPUT(GPIOI_PIN1) | \
|
|
PIN_MODE_INPUT(GPIOI_PIN2) | \
|
|
PIN_MODE_INPUT(GPIOI_PIN3) | \
|
|
PIN_MODE_INPUT(GPIOI_PIN4) | \
|
|
PIN_MODE_INPUT(GPIOI_PIN5) | \
|
|
PIN_MODE_INPUT(GPIOI_PIN6) | \
|
|
PIN_MODE_INPUT(GPIOI_PIN7) | \
|
|
PIN_MODE_INPUT(GPIOI_PIN8) | \
|
|
PIN_MODE_INPUT(GPIOI_PIN9) | \
|
|
PIN_MODE_INPUT(GPIOI_PIN10) | \
|
|
PIN_MODE_INPUT(GPIOI_PIN11) | \
|
|
PIN_MODE_INPUT(GPIOI_PIN12) | \
|
|
PIN_MODE_INPUT(GPIOI_PIN13) | \
|
|
PIN_MODE_INPUT(GPIOI_PIN14) | \
|
|
PIN_MODE_INPUT(GPIOI_PIN15))
|
|
#define VAL_GPIOI_OTYPER (PIN_OTYPE_PUSHPULL(GPIOI_PIN0) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOI_PIN1) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOI_PIN2) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOI_PIN3) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOI_PIN4) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOI_PIN5) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOI_PIN6) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOI_PIN7) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOI_PIN8) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOI_PIN9) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOI_PIN10) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOI_PIN11) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOI_PIN12) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOI_PIN13) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOI_PIN14) | \
|
|
PIN_OTYPE_PUSHPULL(GPIOI_PIN15))
|
|
#define VAL_GPIOI_OSPEEDR (PIN_OSPEED_HIGH(GPIOI_PIN0) | \
|
|
PIN_OSPEED_HIGH(GPIOI_PIN1) | \
|
|
PIN_OSPEED_HIGH(GPIOI_PIN2) | \
|
|
PIN_OSPEED_HIGH(GPIOI_PIN3) | \
|
|
PIN_OSPEED_HIGH(GPIOI_PIN4) | \
|
|
PIN_OSPEED_HIGH(GPIOI_PIN5) | \
|
|
PIN_OSPEED_HIGH(GPIOI_PIN6) | \
|
|
PIN_OSPEED_HIGH(GPIOI_PIN7) | \
|
|
PIN_OSPEED_HIGH(GPIOI_PIN8) | \
|
|
PIN_OSPEED_HIGH(GPIOI_PIN9) | \
|
|
PIN_OSPEED_HIGH(GPIOI_PIN10) | \
|
|
PIN_OSPEED_HIGH(GPIOI_PIN11) | \
|
|
PIN_OSPEED_HIGH(GPIOI_PIN12) | \
|
|
PIN_OSPEED_HIGH(GPIOI_PIN13) | \
|
|
PIN_OSPEED_HIGH(GPIOI_PIN14) | \
|
|
PIN_OSPEED_HIGH(GPIOI_PIN15))
|
|
#define VAL_GPIOI_PUPDR (PIN_PUPDR_PULLUP(GPIOI_PIN0) | \
|
|
PIN_PUPDR_PULLUP(GPIOI_PIN1) | \
|
|
PIN_PUPDR_PULLUP(GPIOI_PIN2) | \
|
|
PIN_PUPDR_PULLUP(GPIOI_PIN3) | \
|
|
PIN_PUPDR_PULLUP(GPIOI_PIN4) | \
|
|
PIN_PUPDR_PULLUP(GPIOI_PIN5) | \
|
|
PIN_PUPDR_PULLUP(GPIOI_PIN6) | \
|
|
PIN_PUPDR_PULLUP(GPIOI_PIN7) | \
|
|
PIN_PUPDR_PULLUP(GPIOI_PIN8) | \
|
|
PIN_PUPDR_PULLUP(GPIOI_PIN9) | \
|
|
PIN_PUPDR_PULLUP(GPIOI_PIN10) | \
|
|
PIN_PUPDR_PULLUP(GPIOI_PIN11) | \
|
|
PIN_PUPDR_PULLUP(GPIOI_PIN12) | \
|
|
PIN_PUPDR_PULLUP(GPIOI_PIN13) | \
|
|
PIN_PUPDR_PULLUP(GPIOI_PIN14) | \
|
|
PIN_PUPDR_PULLUP(GPIOI_PIN15))
|
|
#define VAL_GPIOI_ODR (PIN_ODR_HIGH(GPIOI_PIN0) | \
|
|
PIN_ODR_HIGH(GPIOI_PIN1) | \
|
|
PIN_ODR_HIGH(GPIOI_PIN2) | \
|
|
PIN_ODR_HIGH(GPIOI_PIN3) | \
|
|
PIN_ODR_HIGH(GPIOI_PIN4) | \
|
|
PIN_ODR_HIGH(GPIOI_PIN5) | \
|
|
PIN_ODR_HIGH(GPIOI_PIN6) | \
|
|
PIN_ODR_HIGH(GPIOI_PIN7) | \
|
|
PIN_ODR_HIGH(GPIOI_PIN8) | \
|
|
PIN_ODR_HIGH(GPIOI_PIN9) | \
|
|
PIN_ODR_HIGH(GPIOI_PIN10) | \
|
|
PIN_ODR_HIGH(GPIOI_PIN11) | \
|
|
PIN_ODR_HIGH(GPIOI_PIN12) | \
|
|
PIN_ODR_HIGH(GPIOI_PIN13) | \
|
|
PIN_ODR_HIGH(GPIOI_PIN14) | \
|
|
PIN_ODR_HIGH(GPIOI_PIN15))
|
|
#define VAL_GPIOI_AFRL (PIN_AFIO_AF(GPIOI_PIN0, 0U) | \
|
|
PIN_AFIO_AF(GPIOI_PIN1, 0U) | \
|
|
PIN_AFIO_AF(GPIOI_PIN2, 0U) | \
|
|
PIN_AFIO_AF(GPIOI_PIN3, 0U) | \
|
|
PIN_AFIO_AF(GPIOI_PIN4, 0U) | \
|
|
PIN_AFIO_AF(GPIOI_PIN5, 0U) | \
|
|
PIN_AFIO_AF(GPIOI_PIN6, 0U) | \
|
|
PIN_AFIO_AF(GPIOI_PIN7, 0U))
|
|
#define VAL_GPIOI_AFRH (PIN_AFIO_AF(GPIOI_PIN8, 0U) | \
|
|
PIN_AFIO_AF(GPIOI_PIN9, 0U) | \
|
|
PIN_AFIO_AF(GPIOI_PIN10, 0U) | \
|
|
PIN_AFIO_AF(GPIOI_PIN11, 0U) | \
|
|
PIN_AFIO_AF(GPIOI_PIN12, 0U) | \
|
|
PIN_AFIO_AF(GPIOI_PIN13, 0U) | \
|
|
PIN_AFIO_AF(GPIOI_PIN14, 0U) | \
|
|
PIN_AFIO_AF(GPIOI_PIN15, 0U))
|
|
|
|
/*===========================================================================*/
|
|
/* External declarations. */
|
|
/*===========================================================================*/
|
|
|
|
#if !defined(_FROM_ASM_)
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
void boardInit(void);
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
#endif /* _FROM_ASM_ */
|
|
|
|
#endif /* BOARD_H */
|