mirror of
https://github.com/openstenoproject/qmk
synced 2024-11-10 18:49:08 +00:00
113 lines
3.2 KiB
C
113 lines
3.2 KiB
C
|
/*
|
||
|
Converter for 70% IBM Terminal Keyboard
|
||
|
Author: Benjamin Gould, 2013
|
||
|
Based on code Copyright 2011 Jun Wako <wakojun@gmail.com>
|
||
|
|
||
|
This program is free software: you can redistribute it and/or modify
|
||
|
it under the terms of the GNU General Public License as published by
|
||
|
the Free Software Foundation, either version 2 of the License, or
|
||
|
(at your option) any later version.
|
||
|
|
||
|
This program is distributed in the hope that it will be useful,
|
||
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
GNU General Public License for more details.
|
||
|
|
||
|
You should have received a copy of the GNU General Public License
|
||
|
along with this program. If not, see <http://www.gnu.org/licenses/>.
|
||
|
*/
|
||
|
|
||
|
#ifndef CONFIG_H
|
||
|
#define CONFIG_H
|
||
|
|
||
|
|
||
|
#define VENDOR_ID 0xFEED
|
||
|
#define PRODUCT_ID 0x6535
|
||
|
#define DEVICE_VER 0x0100
|
||
|
#define MANUFACTURER t.m.k.
|
||
|
#define PRODUCT 70% IBM Terminal Keyboard Converter w/ Bluetooth
|
||
|
#define DESCRIPTION USB converter for IBM Terminal Keyboard w/ Bluetooth
|
||
|
|
||
|
|
||
|
/* matrix size */
|
||
|
#define MATRIX_ROWS 17 // keycode bit: 3-0
|
||
|
#define MATRIX_COLS 8 // keycode bit: 6-4
|
||
|
|
||
|
|
||
|
/* legacy keymap support */
|
||
|
// #define USE_LEGACY_KEYMAP
|
||
|
|
||
|
|
||
|
/* key combination for command */
|
||
|
#define IS_COMMAND() ( \
|
||
|
(keyboard_report->mods == (MOD_BIT(KC_LSHIFT) | MOD_BIT(KC_RSHIFT))) || \
|
||
|
(keyboard_report->mods == (MOD_BIT(KC_RALT) | MOD_BIT(KC_RCTL))) \
|
||
|
)
|
||
|
|
||
|
/* USART configuration
|
||
|
* asynchronous, 9600baud, 8-data bit, non parity, 1-stop bit, no flow control
|
||
|
*/
|
||
|
#ifdef __AVR_ATmega32U4__
|
||
|
#define SERIAL_UART_BAUD 9600
|
||
|
#define SERIAL_UART_DATA UDR1
|
||
|
#define SERIAL_UART_UBRR ((F_CPU/(16UL*SERIAL_UART_BAUD))-1)
|
||
|
#define SERIAL_UART_RXD_VECT USART1_RX_vect
|
||
|
#define SERIAL_UART_TXD_READY (UCSR1A&(1<<UDRE1))
|
||
|
#define SERIAL_UART_INIT() do { \
|
||
|
UBRR1L = (uint8_t) SERIAL_UART_UBRR; /* baud rate */ \
|
||
|
UBRR1H = (uint8_t) (SERIAL_UART_UBRR>>8); /* baud rate */ \
|
||
|
UCSR1B = (1<<TXEN1); /* TX: enable */ \
|
||
|
UCSR1C = (0<<UPM11) | (0<<UPM10) | /* parity: none(00), even(01), odd(11) */ \
|
||
|
(0<<UCSZ12) | (1<<UCSZ11) | (1<<UCSZ10); /* data-8bit(011) */ \
|
||
|
sei(); \
|
||
|
} while(0)
|
||
|
#else
|
||
|
# error "USART configuration is needed."
|
||
|
#endif
|
||
|
|
||
|
/*
|
||
|
* PS/2 Interrupt configuration
|
||
|
*/
|
||
|
#ifdef PS2_USE_INT
|
||
|
/* uses INT1 for clock line(ATMega32U4) */
|
||
|
#define PS2_CLOCK_PORT PORTD
|
||
|
#define PS2_CLOCK_PIN PIND
|
||
|
#define PS2_CLOCK_DDR DDRD
|
||
|
#define PS2_CLOCK_BIT 1
|
||
|
|
||
|
#define PS2_DATA_PORT PORTD
|
||
|
#define PS2_DATA_PIN PIND
|
||
|
#define PS2_DATA_DDR DDRD
|
||
|
#define PS2_DATA_BIT 0
|
||
|
|
||
|
#define PS2_INT_INIT() do { \
|
||
|
EICRA |= ((1<<ISC11) | \
|
||
|
(0<<ISC10)); \
|
||
|
} while (0)
|
||
|
#define PS2_INT_ON() do { \
|
||
|
EIMSK |= (1<<INT1); \
|
||
|
} while (0)
|
||
|
#define PS2_INT_OFF() do { \
|
||
|
EIMSK &= ~(1<<INT1); \
|
||
|
} while (0)
|
||
|
#define PS2_INT_VECT INT1_vect
|
||
|
#endif
|
||
|
|
||
|
|
||
|
/*
|
||
|
* PS/2 Busywait configuration
|
||
|
*/
|
||
|
#ifdef PS2_USE_BUSYWAIT
|
||
|
#define PS2_CLOCK_PORT PORTD
|
||
|
#define PS2_CLOCK_PIN PIND
|
||
|
#define PS2_CLOCK_DDR DDRD
|
||
|
#define PS2_CLOCK_BIT 1
|
||
|
|
||
|
#define PS2_DATA_PORT PORTD
|
||
|
#define PS2_DATA_PIN PIND
|
||
|
#define PS2_DATA_DDR DDRD
|
||
|
#define PS2_DATA_BIT 0
|
||
|
#endif
|
||
|
|
||
|
#endif
|