6de2add29f
(CGENDIR,CGEN): New variables.
(CGEN_VERBOSE): Renamed to CGENFLAGS.
(cgen-arch,cgen-cpu,cgen-decode): Update.
(CGEN_CPU_WRITE): New variable.
(CGEN_CPU_SEMSW): -W -> -X.
(CGEN_FLAGS_TO_PASS): Delete SCHEME. Add CGEN,CGENFLAGS.
* cgen.sh: Delete args scheme,schemeflags. New arg cgen.
* cgen-sim.h (RECORD_IADDR): Delete.
* cgen-types.h (HOSTINT,HOSTUINT,HOSTPTR): New types.
* genmloop.sh (engine_resume_{full,fast}): Delete icount.
295 lines
9.1 KiB
C
295 lines
9.1 KiB
C
/* Simulator header for Cpu tools GENerated simulators.
|
||
Copyright (C) 1996, 1997, 1998 Free Software Foundation, Inc.
|
||
Contributed by Cygnus Support.
|
||
|
||
This file is part of GDB, the GNU debugger.
|
||
|
||
This program is free software; you can redistribute it and/or modify
|
||
it under the terms of the GNU General Public License as published by
|
||
the Free Software Foundation; either version 2, or (at your option)
|
||
any later version.
|
||
|
||
This program is distributed in the hope that it will be useful,
|
||
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
GNU General Public License for more details.
|
||
|
||
You should have received a copy of the GNU General Public License along
|
||
with this program; if not, write to the Free Software Foundation, Inc.,
|
||
59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. */
|
||
|
||
#ifndef CGEN_SIM_H
|
||
#define CGEN_SIM_H
|
||
|
||
#define PC CPU (h_pc)
|
||
|
||
/* Instruction field support macros. */
|
||
|
||
#define EXTRACT_SIGNED(val, total, start, length) \
|
||
(((((val) >> ((total) - ((start) + (length)))) & ((1 << (length)) - 1)) \
|
||
^ (1 << ((length) - 1))) \
|
||
- (1 << ((length) - 1)))
|
||
|
||
#define EXTRACT_UNSIGNED(val, total, start, length) \
|
||
(((val) >> ((total) - ((start) + (length)))) & ((1 << (length)) - 1))
|
||
|
||
/* Compute number of longs required to hold N bits. */
|
||
#define HOST_LONGS_FOR_BITS(n) \
|
||
(((n) + sizeof (long) * 8 - 1) / sizeof (long) * 8)
|
||
|
||
/* Execution support. */
|
||
|
||
/* Forward decls. Defined in the machine generated files. */
|
||
typedef struct argbuf ARGBUF;
|
||
typedef struct scache SCACHE;
|
||
typedef struct parexec PAREXEC;
|
||
typedef struct idesc IDESC;
|
||
|
||
#ifdef SCACHE_P
|
||
|
||
/* instruction address */
|
||
typedef PCADDR IADDR;
|
||
/* current instruction address */
|
||
typedef PCADDR CIA;
|
||
/* argument to semantic functions */
|
||
typedef SCACHE *SEM_ARG;
|
||
|
||
#else /* ! SCACHE_P */
|
||
|
||
/* instruction address */
|
||
typedef PCADDR IADDR;
|
||
/* current instruction address */
|
||
typedef PCADDR CIA;
|
||
/* argument to semantic functions */
|
||
typedef ARGBUF *SEM_ARG;
|
||
|
||
#endif /* ! SCACHE_P */
|
||
|
||
/* Semantic functions come in two versions on two axes:
|
||
fast and full (featured), and using or not using scache.
|
||
A full featured simulator is always provided. --enable-sim-fast includes
|
||
support for fast execution by duplicating the semantic code but leaving
|
||
out all features like tracing and profiling.
|
||
Using the scache is selected with --enable-sim-scache. */
|
||
/* FIXME: --enable-sim-fast not implemented yet. */
|
||
|
||
/* Types of the machine generated extract and semantic fns. */
|
||
/* FIXME: Eventually conditionalize EXTRACT_FN on WITH_SCACHE. */
|
||
typedef void (EXTRACT_FN) (SIM_CPU *, PCADDR, insn_t, ARGBUF *);
|
||
#if WITH_SCACHE
|
||
#ifdef HAVE_PARALLEL_EXEC
|
||
typedef CIA (SEMANTIC_FN) (SIM_CPU *, SCACHE *, PAREXEC *);
|
||
#else
|
||
typedef CIA (SEMANTIC_FN) (SIM_CPU *, SCACHE *);
|
||
#endif
|
||
#else /* ! WITH_SCACHE */
|
||
#ifdef HAVE_PARALLEL_EXEC
|
||
typedef CIA (SEMANTIC_FN) (SIM_CPU *, ARGBUF *, PAREXEC *);
|
||
#else
|
||
typedef CIA (SEMANTIC_FN) (SIM_CPU *, ARGBUF *);
|
||
#endif
|
||
#endif
|
||
|
||
/* Scache data for each cpu. */
|
||
|
||
typedef struct cpu_scache {
|
||
/* Simulator cache size. */
|
||
int size;
|
||
#define CPU_SCACHE_SIZE(cpu) ((cpu) -> cgen_cpu.scache.size)
|
||
/* Cache. */
|
||
SCACHE *cache;
|
||
#define CPU_SCACHE_CACHE(cpu) ((cpu) -> cgen_cpu.scache.cache)
|
||
#if 0 /* FIXME: wip */
|
||
/* Free list. */
|
||
SCACHE *free;
|
||
#define CPU_SCACHE_FREE(cpu) ((cpu) -> cgen_cpu.scache.free)
|
||
/* Hash table. */
|
||
SCACHE **hash_table;
|
||
#define CPU_SCACHE_HASH_TABLE(cpu) ((cpu) -> cgen_cpu.scache.hash_table)
|
||
#endif
|
||
|
||
#if WITH_PROFILE_SCACHE_P
|
||
/* Cache hits, misses. */
|
||
unsigned long hits, misses;
|
||
#define CPU_SCACHE_HITS(cpu) ((cpu) -> cgen_cpu.scache.hits)
|
||
#define CPU_SCACHE_MISSES(cpu) ((cpu) -> cgen_cpu.scache.misses)
|
||
#endif
|
||
} CPU_SCACHE;
|
||
|
||
/* Default number of cached blocks. */
|
||
#ifdef CONFIG_SIM_CACHE_SIZE
|
||
#define SCACHE_DEFAULT_CACHE_SIZE CONFIG_SIM_CACHE_SIZE
|
||
#else
|
||
#define SCACHE_DEFAULT_CACHE_SIZE 1024
|
||
#endif
|
||
|
||
/* Hash a PC value. */
|
||
/* FIXME: cpu specific */
|
||
#define SCACHE_HASH_PC(state, pc) \
|
||
(((pc) >> 1) & (STATE_SCACHE_SIZE (sd) - 1))
|
||
|
||
/* Non-zero if cache is in use. */
|
||
#define USING_SCACHE_P(sd) (STATE_SCACHE_SIZE (sd) > 0)
|
||
|
||
/* Install the simulator cache into the simulator. */
|
||
MODULE_INSTALL_FN scache_install;
|
||
|
||
/* Flush all cpu's caches. */
|
||
void scache_flush (SIM_DESC);
|
||
|
||
/* Scache profiling support. */
|
||
|
||
/* Print summary scache usage information. */
|
||
void scache_print_profile (SIM_CPU *cpu, int verbose);
|
||
|
||
#if WITH_PROFILE_SCACHE_P
|
||
#define PROFILE_COUNT_SCACHE_HIT(cpu) \
|
||
do { \
|
||
if (CPU_PROFILE_FLAGS (cpu) [PROFILE_SCACHE_IDX]) \
|
||
++ CPU_SCACHE_HITS (cpu); \
|
||
} while (0)
|
||
#define PROFILE_COUNT_SCACHE_MISS(cpu) \
|
||
do { \
|
||
if (CPU_PROFILE_FLAGS (cpu) [PROFILE_SCACHE_IDX]) \
|
||
++ CPU_SCACHE_MISSES (cpu); \
|
||
} while (0)
|
||
#else
|
||
#define PROFILE_COUNT_SCACHE_HIT(cpu)
|
||
#define PROFILE_COUNT_SCACHE_MISS(cpu)
|
||
#endif
|
||
|
||
/* Engine support. */
|
||
|
||
/* Values to denote parallel/sequential execution. */
|
||
#define EXEC_SEQUENCE 0
|
||
#define EXEC_PARALLEL 1
|
||
|
||
/* These are used so that we can compile two copies of the semantic code,
|
||
one with full feature support and one without. */
|
||
/* FIXME: Eventually delete extraction if not using scache. */
|
||
#define EX_FN_NAME(cpu,fn) XCONCAT3 (cpu,_ex_,fn)
|
||
#define SEM_FN_NAME(cpu,fn) XCONCAT3 (cpu,_sem_,fn)
|
||
|
||
#ifdef SCACHE_P
|
||
|
||
#define CIA_ADDR(cia) (cia)
|
||
|
||
/* semantics.c support */
|
||
#define SEM_ARGBUF(sem_arg) (&(sem_arg) -> argbuf)
|
||
#define SEM_INSN(sem_arg) shouldnt_be_used
|
||
#define SEM_NEXT_PC(sc, len) ((sc) -> next)
|
||
#define SEM_BRANCH_VIA_CACHE(sc, newval) (newval)
|
||
#define SEM_BRANCH_VIA_ADDR(sc, newval) (newval)
|
||
/* Return address a branch insn will branch to.
|
||
This is only used during tracing. */
|
||
#define SEM_NEW_PC_ADDR(new_pc) (new_pc)
|
||
|
||
#else /* ! SCACHE_P */
|
||
|
||
#define CIA_ADDR(cia) (cia)
|
||
|
||
/* semantics.c support */
|
||
#define SEM_ARGBUF(sem_arg) (sem_arg)
|
||
#define SEM_INSN(sem_arg) (SEM_ARGBUF (sem_arg) -> insn)
|
||
/* FIXME:wip */
|
||
#define SEM_NEXT_PC(abuf, len) (abuf -> addr + abuf -> length)
|
||
#define SEM_BRANCH_VIA_CACHE(abuf, newval) (newval)
|
||
#define SEM_BRANCH_VIA_ADDR(abuf, newval) (newval)
|
||
#define SEM_NEW_PC_ADDR(new_pc) (new_pc)
|
||
|
||
#endif /* ! SCACHE_P */
|
||
|
||
/* GNU C's "computed goto" facility is used to speed things up where
|
||
possible. These macros provide a portable way to use them.
|
||
Nesting of these switch statements is done by providing an extra argument
|
||
that distinguishes them. `N' can be a number or symbol.
|
||
Variable `labels_##N' must be initialized with the labels of each case. */
|
||
#ifdef __GNUC__
|
||
#define SWITCH(N, X) goto *X;
|
||
#define CASE(N, X) case_##N##_##X
|
||
#define BREAK(N) goto end_switch_##N
|
||
#define DEFAULT(N) default_##N
|
||
#define ENDSWITCH(N) end_switch_##N:
|
||
#else
|
||
#define SWITCH(N, X) switch (X)
|
||
#define CASE(N, X) case X /* FIXME: old sem-switch had (@arch@_,X) here */
|
||
#define BREAK(N) break
|
||
#define DEFAULT(N) default
|
||
#define ENDSWITCH(N)
|
||
#endif
|
||
|
||
/* Engine control (FIXME). */
|
||
int engine_stop (SIM_DESC);
|
||
void engine_run (SIM_DESC, int, int);
|
||
/*void engine_resume (SIM_DESC, int, int);*/
|
||
|
||
/* Simulator state. */
|
||
|
||
/* Records simulator descriptor so utilities like @cpu@_dump_regs can be
|
||
called from gdb. */
|
||
extern SIM_DESC current_state;
|
||
|
||
/* Simulator state. */
|
||
|
||
/* CGEN_STATE contains additional state information not present in
|
||
sim_state_base. */
|
||
|
||
typedef struct cgen_state {
|
||
/* FIXME: Moved to sim_state_base. */
|
||
/* argv, env */
|
||
char **argv;
|
||
#define STATE_ARGV(s) ((s) -> cgen_state.argv)
|
||
/* FIXME: Move to sim_state_base. */
|
||
char **envp;
|
||
#define STATE_ENVP(s) ((s) -> cgen_state.envp)
|
||
|
||
/* Non-zero if no tracing or profiling is selected. */
|
||
int run_fast_p;
|
||
#define STATE_RUN_FAST_P(sd) ((sd) -> cgen_state.run_fast_p)
|
||
} CGEN_STATE;
|
||
|
||
/* Additional non-machine generated per-cpu data to go in SIM_CPU.
|
||
The member's name must be `cgen_cpu'. */
|
||
|
||
typedef struct {
|
||
/* Simulator's execution cache.
|
||
Allocate space for this even if not used as some simulators may have
|
||
one machine variant that uses the scache and another that doesn't and
|
||
we don't want members in this struct to move about. */
|
||
CPU_SCACHE scache;
|
||
|
||
/* Instruction descriptor table. */
|
||
IDESC *idesc;
|
||
#define CPU_IDESC(cpu) ((cpu)->cgen_cpu.idesc)
|
||
|
||
/* Whether the read,semantic entries have been initialized or not.
|
||
These are computed goto labels. */
|
||
int idesc_read_init_p;
|
||
#define CPU_IDESC_READ_INIT_P(cpu) ((cpu)->cgen_cpu.idesc_read_init_p)
|
||
int idesc_sem_init_p;
|
||
#define CPU_IDESC_SEM_INIT_P(cpu) ((cpu)->cgen_cpu.idesc_sem_init_p)
|
||
|
||
/* Function to fetch the opcode table entry in the IDESC. */
|
||
const CGEN_INSN * (*opcode) (SIM_CPU *, int);
|
||
#define CPU_OPCODE(cpu) ((cpu)->cgen_cpu.opcode)
|
||
/* Return name of instruction numbered INUM. */
|
||
#define INSN_NAME(cpu, inum) CGEN_INSN_NAME ((* CPU_OPCODE (cpu)) ((cpu), (inum)))
|
||
|
||
/* Allow slop in size calcs for case where multiple cpu types are supported
|
||
and space for the specified cpu is malloc'd at run time. */
|
||
double slop;
|
||
} CGEN_CPU;
|
||
|
||
/* Various utilities. */
|
||
|
||
/* Called after sim_post_argv_init to do any cgen initialization. */
|
||
extern void cgen_init (SIM_DESC);
|
||
|
||
/* Return the maximum number of extra bytes required for a sim_cpu struct. */
|
||
extern int cgen_cpu_max_extra_bytes (void);
|
||
|
||
extern void
|
||
sim_disassemble_insn (SIM_CPU *, const CGEN_INSN *,
|
||
const struct argbuf *, PCADDR, char *);
|
||
|
||
#endif /* CGEN_SIM_H */
|