old-cross-binutils/sim/mips
Chris Demetriou f701dad2ba 2002-02-10 Chris Demetriou <cgd@broadcom.com>
* mips.igen (DDIV, DIV, DIVU, DMULT, DMULTU, DSLL, DSLL32,
        DSLLV, DSRA, DSRA32, DSRAV, DSRL, DSRL32, DSRLV, DSUB, DSUBU,
        JALR, JR, MOVN, MOVZ, MTLO, MULT, MULTU, SLL, SLLV, SLT, SLTU,
        SRAV, SRLV, SUB, SUBU, SYNC, XOR, MOVtf, DI, DMFC0, DMTC0, EI,
        ERET, RFE, TLBP, TLBR, TLBWI, TLBWR): Tweak instruction opcode
        fields (i.e., add and move commas) so that they more closely
        match the MIPS ISA documentation opcode partitioning.
2002-02-11 06:13:49 +00:00
..
acconfig.h
ChangeLog 2002-02-10 Chris Demetriou <cgd@broadcom.com> 2002-02-11 06:13:49 +00:00
config.in
configure
configure.in
dv-tx3904cpu.c
dv-tx3904irc.c
dv-tx3904sio.c
dv-tx3904tmr.c
interp.c 2001-02-19 Ben Elliston <bje@redhat.com> 2001-02-19 21:57:03 +00:00
m16.dc
m16.igen
m16run.c
Makefile.in
mips.dc
mips.igen 2002-02-10 Chris Demetriou <cgd@broadcom.com> 2002-02-11 06:13:49 +00:00
sim-main.c 2001-02-08 Ben Elliston <bje@redhat.com> 2001-02-08 05:22:04 +00:00
sim-main.h 2001-11-17 Fred Fish <fnf@redhat.com> 2001-11-18 06:00:29 +00:00
tconfig.in
tx.igen
vr.igen