07b287a0d1
* Makefile.in (ALL_64_TARGET_OBS): Add arch64-tdep.o.
(HFILES_NO_SRCDIR): Add aarch64-tdep.h.
(ALLDEPFILES): Add aarch64-tdep.c.
* aarch64-tdep.c: New file.
* aarch64-tdep.h: New file.
* configure.tgt: Add AArch64.
* features/Makefile (WHICH): Add aarch64 and aarch64-without-fpu.
(aarch64-expedite): New definition.
* features/aarch64-core.xml: New file.
* features/aarch64-fpu.xml: New file.
* features/aarch64-without-fpu.c: New file (generated).
* features/aarch64-without-fpu.xml: New file.
* features/aarch64.c: New file (generated).
* features/aarch64.xml: New file.
* regformats/aarch64-without-fpu.dat: New file (generated).
* regformats/aarch64.dat: New file (generated).
86 lines
3.3 KiB
XML
86 lines
3.3 KiB
XML
<?xml version="1.0"?>
|
|
<!-- Copyright (C) 2009-2013 Free Software Foundation, Inc.
|
|
Contributed by ARM Ltd.
|
|
|
|
Copying and distribution of this file, with or without modification,
|
|
are permitted in any medium without royalty provided the copyright
|
|
notice and this notice are preserved. -->
|
|
|
|
<!DOCTYPE feature SYSTEM "gdb-target.dtd">
|
|
<feature name="org.gnu.gdb.aarch64.fpu">
|
|
<vector id="v2d" type="ieee_double" count="2"/>
|
|
<vector id="v2u" type="uint64" count="2"/>
|
|
<vector id="v2i" type="int64" count="2"/>
|
|
<vector id="v4f" type="ieee_single" count="4"/>
|
|
<vector id="v4u" type="uint32" count="4"/>
|
|
<vector id="v4i" type="int32" count="4"/>
|
|
<vector id="v8u" type="uint16" count="8"/>
|
|
<vector id="v8i" type="int16" count="8"/>
|
|
<vector id="v16u" type="uint8" count="16"/>
|
|
<vector id="v16i" type="int8" count="16"/>
|
|
<vector id="v1u" type="uint128" count="1"/>
|
|
<vector id="v1i" type="int128" count="1"/>
|
|
<union id="vnd">
|
|
<field name="f" type="v2d"/>
|
|
<field name="u" type="v2u"/>
|
|
<field name="s" type="v2i"/>
|
|
</union>
|
|
<union id="vns">
|
|
<field name="f" type="v4f"/>
|
|
<field name="u" type="v4u"/>
|
|
<field name="s" type="v4i"/>
|
|
</union>
|
|
<union id="vnh">
|
|
<field name="u" type="v8u"/>
|
|
<field name="s" type="v8i"/>
|
|
</union>
|
|
<union id="vnb">
|
|
<field name="u" type="v16u"/>
|
|
<field name="s" type="v16i"/>
|
|
</union>
|
|
<union id="vnq">
|
|
<field name="u" type="v1u"/>
|
|
<field name="s" type="v1i"/>
|
|
</union>
|
|
<union id="aarch64v">
|
|
<field name="d" type="vnd"/>
|
|
<field name="s" type="vns"/>
|
|
<field name="h" type="vnh"/>
|
|
<field name="b" type="vnb"/>
|
|
<field name="q" type="vnq"/>
|
|
</union>
|
|
<reg name="v0" bitsize="128" type="aarch64v" regnum="34"/>
|
|
<reg name="v1" bitsize="128" type="aarch64v" />
|
|
<reg name="v2" bitsize="128" type="aarch64v" />
|
|
<reg name="v3" bitsize="128" type="aarch64v" />
|
|
<reg name="v4" bitsize="128" type="aarch64v" />
|
|
<reg name="v5" bitsize="128" type="aarch64v" />
|
|
<reg name="v6" bitsize="128" type="aarch64v" />
|
|
<reg name="v7" bitsize="128" type="aarch64v" />
|
|
<reg name="v8" bitsize="128" type="aarch64v" />
|
|
<reg name="v9" bitsize="128" type="aarch64v" />
|
|
<reg name="v10" bitsize="128" type="aarch64v"/>
|
|
<reg name="v11" bitsize="128" type="aarch64v"/>
|
|
<reg name="v12" bitsize="128" type="aarch64v"/>
|
|
<reg name="v13" bitsize="128" type="aarch64v"/>
|
|
<reg name="v14" bitsize="128" type="aarch64v"/>
|
|
<reg name="v15" bitsize="128" type="aarch64v"/>
|
|
<reg name="v16" bitsize="128" type="aarch64v"/>
|
|
<reg name="v17" bitsize="128" type="aarch64v"/>
|
|
<reg name="v18" bitsize="128" type="aarch64v"/>
|
|
<reg name="v19" bitsize="128" type="aarch64v"/>
|
|
<reg name="v20" bitsize="128" type="aarch64v"/>
|
|
<reg name="v21" bitsize="128" type="aarch64v"/>
|
|
<reg name="v22" bitsize="128" type="aarch64v"/>
|
|
<reg name="v23" bitsize="128" type="aarch64v"/>
|
|
<reg name="v24" bitsize="128" type="aarch64v"/>
|
|
<reg name="v25" bitsize="128" type="aarch64v"/>
|
|
<reg name="v26" bitsize="128" type="aarch64v"/>
|
|
<reg name="v27" bitsize="128" type="aarch64v"/>
|
|
<reg name="v28" bitsize="128" type="aarch64v"/>
|
|
<reg name="v29" bitsize="128" type="aarch64v"/>
|
|
<reg name="v30" bitsize="128" type="aarch64v"/>
|
|
<reg name="v31" bitsize="128" type="aarch64v"/>
|
|
<reg name="fpsr" bitsize="32"/>
|
|
<reg name="fpcr" bitsize="32"/>
|
|
</feature>
|