7d9884b927
* param-no-tm.h: Change users to define TM_FILE_OVERRIDE instead. * param.h, param-no-tm.h: Removed. * Update copyrights in all changed files. * dbxread.c, dwarfread.c, inflow.c, infrun.c, m2-exp.y, putenv.c, solib.c, symtab.h, tm-umax.h, valprint.c: Lint. * tm-convex.h, tm-hp300hpux.h, tm-merlin.h, tm-sparc.h, xm-merlin.h: Avoid host include files in target descriptions. * getpagesize.h: Removed, libiberty copes now.
363 lines
9.5 KiB
C
363 lines
9.5 KiB
C
/* IBM RS/6000 host-dependent code for GDB, the GNU debugger.
|
||
Copyright (C) 1986, 1987, 1989, 1991 Free Software Foundation, Inc.
|
||
|
||
This file is part of GDB.
|
||
|
||
This program is free software; you can redistribute it and/or modify
|
||
it under the terms of the GNU General Public License as published by
|
||
the Free Software Foundation; either version 2 of the License, or
|
||
(at your option) any later version.
|
||
|
||
This program is distributed in the hope that it will be useful,
|
||
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
GNU General Public License for more details.
|
||
|
||
You should have received a copy of the GNU General Public License
|
||
along with this program; if not, write to the Free Software
|
||
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */
|
||
|
||
#include <stdio.h>
|
||
#include "defs.h"
|
||
#include "frame.h"
|
||
#include "inferior.h"
|
||
#include "symtab.h"
|
||
#include "target.h"
|
||
|
||
#include <sys/param.h>
|
||
#include <sys/dir.h>
|
||
#include <sys/user.h>
|
||
#include <signal.h>
|
||
#include <sys/ioctl.h>
|
||
#include <fcntl.h>
|
||
|
||
#include <sys/ptrace.h>
|
||
#include <sys/reg.h>
|
||
|
||
#include <a.out.h>
|
||
#include <sys/file.h>
|
||
#include <sys/stat.h>
|
||
#include <sys/core.h>
|
||
#include <sys/ldr.h>
|
||
|
||
extern int errno;
|
||
extern int attach_flag;
|
||
|
||
/* Conversion from gdb-to-system special purpose register numbers.. */
|
||
|
||
static int special_regs[] = {
|
||
IAR, /* PC_REGNUM */
|
||
MSR, /* PS_REGNUM */
|
||
CR, /* CR_REGNUM */
|
||
LR, /* LR_REGNUM */
|
||
CTR, /* CTR_REGNUM */
|
||
XER, /* XER_REGNUM */
|
||
MQ /* MQ_REGNUM */
|
||
};
|
||
|
||
|
||
/* Nonzero if we just simulated a single step break. */
|
||
extern int one_stepped;
|
||
|
||
|
||
fetch_inferior_registers ()
|
||
{
|
||
int ii;
|
||
extern char registers[];
|
||
|
||
/* read 32 general purpose registers. */
|
||
|
||
for (ii=0; ii < 32; ++ii)
|
||
*(int*)®isters[REGISTER_BYTE (ii)] =
|
||
ptrace (PT_READ_GPR, inferior_pid, ii, 0, 0);
|
||
|
||
/* read general purpose floating point registers. */
|
||
|
||
for (ii=0; ii < 32; ++ii)
|
||
ptrace (PT_READ_FPR, inferior_pid,
|
||
(int*)®isters [REGISTER_BYTE (FP0_REGNUM+ii)], FPR0+ii, 0);
|
||
|
||
/* read special registers. */
|
||
for (ii=0; ii <= LAST_SP_REGNUM-FIRST_SP_REGNUM; ++ii)
|
||
*(int*)®isters[REGISTER_BYTE (FIRST_SP_REGNUM+ii)] =
|
||
ptrace (PT_READ_GPR, inferior_pid, special_regs[ii], 0, 0);
|
||
}
|
||
|
||
/* Store our register values back into the inferior.
|
||
If REGNO is -1, do this for all registers.
|
||
Otherwise, REGNO specifies which register (so we can save time). */
|
||
|
||
store_inferior_registers (regno)
|
||
int regno;
|
||
{
|
||
extern char registers[];
|
||
|
||
errno = 0;
|
||
|
||
if (regno == -1) { /* for all registers.. */
|
||
int ii;
|
||
|
||
/* execute one dummy instruction (which is a breakpoint) in inferior
|
||
process. So give kernel a chance to do internal house keeping.
|
||
Otherwise the following ptrace(2) calls will mess up user stack
|
||
since kernel will get confused about the bottom of the stack (%sp) */
|
||
|
||
exec_one_dummy_insn ();
|
||
|
||
/* write general purpose registers first! */
|
||
for ( ii=GPR0; ii<=GPR31; ++ii) {
|
||
ptrace (PT_WRITE_GPR, inferior_pid, ii,
|
||
*(int*)®isters[REGISTER_BYTE (ii)], 0);
|
||
if ( errno ) {
|
||
perror ("ptrace write_gpr"); errno = 0;
|
||
}
|
||
}
|
||
|
||
/* write floating point registers now. */
|
||
for ( ii=0; ii < 32; ++ii) {
|
||
ptrace (PT_WRITE_FPR, inferior_pid,
|
||
(int*)®isters[REGISTER_BYTE (FP0_REGNUM+ii)], FPR0+ii, 0);
|
||
if ( errno ) {
|
||
perror ("ptrace write_fpr"); errno = 0;
|
||
}
|
||
}
|
||
|
||
/* write special registers. */
|
||
for (ii=0; ii <= LAST_SP_REGNUM-FIRST_SP_REGNUM; ++ii) {
|
||
ptrace (PT_WRITE_GPR, inferior_pid, special_regs[ii],
|
||
*(int*)®isters[REGISTER_BYTE (FIRST_SP_REGNUM+ii)], 0);
|
||
if ( errno ) {
|
||
perror ("ptrace write_gpr"); errno = 0;
|
||
}
|
||
}
|
||
}
|
||
|
||
/* else, a specific register number is given... */
|
||
|
||
else if (regno < FP0_REGNUM) { /* a GPR */
|
||
|
||
ptrace (PT_WRITE_GPR, inferior_pid, regno,
|
||
*(int*)®isters[REGISTER_BYTE (regno)], 0);
|
||
}
|
||
|
||
else if (regno <= FPLAST_REGNUM) { /* a FPR */
|
||
ptrace (PT_WRITE_FPR, inferior_pid,
|
||
(int*)®isters[REGISTER_BYTE (regno)], regno-FP0_REGNUM+FPR0, 0);
|
||
}
|
||
|
||
else if (regno <= LAST_SP_REGNUM) { /* a special register */
|
||
|
||
ptrace (PT_WRITE_GPR, inferior_pid, special_regs [regno-FIRST_SP_REGNUM],
|
||
*(int*)®isters[REGISTER_BYTE (regno)], 0);
|
||
}
|
||
|
||
else
|
||
fprintf (stderr, "Gdb error: register no %d not implemented.\n", regno);
|
||
|
||
if ( errno ) {
|
||
perror ("ptrace write"); errno = 0;
|
||
return -1;
|
||
}
|
||
return 0;
|
||
}
|
||
|
||
void
|
||
fetch_core_registers (core_reg_sect, core_reg_size, which)
|
||
char *core_reg_sect;
|
||
unsigned core_reg_size;
|
||
int which;
|
||
{
|
||
/* fetch GPRs and special registers from the first register section
|
||
in core bfd. */
|
||
if (which == 0) {
|
||
|
||
/* copy GPRs first. */
|
||
bcopy (core_reg_sect, registers, 32 * 4);
|
||
|
||
/* gdb's internal register template and bfd's register section layout
|
||
should share a common include file. FIXMEmgo */
|
||
/* then comes special registes. They are supposed to be in the same
|
||
order in gdb template and bfd `.reg' section. */
|
||
core_reg_sect += (32 * 4);
|
||
bcopy (core_reg_sect, ®isters [REGISTER_BYTE (FIRST_SP_REGNUM)],
|
||
(LAST_SP_REGNUM - FIRST_SP_REGNUM + 1) * 4);
|
||
}
|
||
|
||
/* fetch floating point registers from register section 2 in core bfd. */
|
||
else if (which == 2)
|
||
bcopy (core_reg_sect, ®isters [REGISTER_BYTE (FP0_REGNUM)], 32 * 8);
|
||
|
||
else
|
||
fprintf (stderr, "Gdb error: unknown parameter to fetch_core_registers().\n");
|
||
}
|
||
|
||
|
||
frameless_function_invocation (fi)
|
||
struct frame_info *fi;
|
||
{
|
||
int ret;
|
||
CORE_ADDR func_start, after_prologue;
|
||
|
||
#if 0
|
||
func_start = (LOAD_ADDR (get_pc_function_start (fi->pc)) +
|
||
FUNCTION_START_OFFSET);
|
||
#else
|
||
func_start = get_pc_function_start (fi->pc) + FUNCTION_START_OFFSET;
|
||
#endif
|
||
if (func_start)
|
||
{
|
||
after_prologue = func_start;
|
||
SKIP_PROLOGUE (after_prologue);
|
||
ret = (after_prologue == func_start);
|
||
}
|
||
else
|
||
/* If we can't find the start of the function, we don't really */
|
||
/* know whether the function is frameless, but we should be */
|
||
/* able to get a reasonable (i.e. best we can do under the */
|
||
/* circumstances) backtrace by saying that it isn't. */
|
||
ret = 0;
|
||
|
||
return ret;
|
||
|
||
}
|
||
|
||
|
||
/* aixcoff_relocate_symtab - hook for symbol table relocation.
|
||
also reads shared libraries.. */
|
||
|
||
aixcoff_relocate_symtab (pid)
|
||
unsigned int pid;
|
||
{
|
||
#define MAX_LOAD_SEGS 64 /* maximum number of load segments */
|
||
|
||
extern int compare_misc_functions ();
|
||
struct ld_info *ldi;
|
||
int temp;
|
||
|
||
ldi = (void *) alloca(MAX_LOAD_SEGS * sizeof (*ldi));
|
||
|
||
/* According to my humble theory, aixcoff has some timing problems and
|
||
when the user stack grows, kernel doesn't update stack info in time
|
||
and ptrace calls step on user stack. That is why we sleep here a little,
|
||
and give kernel to update its internals. */
|
||
|
||
usleep (36000);
|
||
|
||
errno = 0;
|
||
ptrace(PT_LDINFO, pid, ldi, MAX_LOAD_SEGS * sizeof(*ldi), ldi);
|
||
if (errno)
|
||
perror_with_name ("ptrace ldinfo");
|
||
|
||
vmap_ldinfo(ldi);
|
||
|
||
do {
|
||
add_text_to_loadinfo (ldi->ldinfo_textorg, ldi->ldinfo_dataorg);
|
||
} while (ldi->ldinfo_next
|
||
&& (ldi = (void *) (ldi->ldinfo_next + (char *) ldi)));
|
||
|
||
/* Now that we've jumbled things around, re-sort them. */
|
||
sort_misc_function_vector ();
|
||
|
||
/* relocate the exec and core sections as well. */
|
||
vmap_exec ();
|
||
}
|
||
|
||
|
||
/* Keep an array of load segment information and their TOC table addresses.
|
||
This info will be useful when calling a shared library function by hand. */
|
||
|
||
typedef struct {
|
||
unsigned long textorg, dataorg, toc_offset;
|
||
} LoadInfo;
|
||
|
||
#define LOADINFOLEN 10
|
||
|
||
static LoadInfo *loadInfo = NULL;
|
||
static int loadInfoLen = 0;
|
||
static int loadInfoTocIndex = 0;
|
||
static int loadInfoTextIndex = 0;
|
||
|
||
|
||
xcoff_init_loadinfo ()
|
||
{
|
||
loadInfoTocIndex = 0;
|
||
loadInfoTextIndex = 0;
|
||
|
||
if (loadInfoLen == 0) {
|
||
loadInfo = (void*) xmalloc (sizeof (LoadInfo) * LOADINFOLEN);
|
||
loadInfoLen = LOADINFOLEN;
|
||
}
|
||
}
|
||
|
||
|
||
free_loadinfo ()
|
||
{
|
||
if (loadInfo)
|
||
free (loadInfo);
|
||
loadInfo = NULL;
|
||
loadInfoLen = 0;
|
||
loadInfoTocIndex = 0;
|
||
loadInfoTextIndex = 0;
|
||
}
|
||
|
||
|
||
xcoff_add_toc_to_loadinfo (unsigned long tocaddr)
|
||
{
|
||
while (loadInfoTocIndex >= loadInfoLen) {
|
||
loadInfoLen += LOADINFOLEN;
|
||
loadInfo = (void*) xrealloc (loadInfo, sizeof(LoadInfo) * loadInfoLen);
|
||
}
|
||
loadInfo [loadInfoTocIndex++].toc_offset = tocaddr;
|
||
}
|
||
|
||
|
||
add_text_to_loadinfo (unsigned long textaddr, unsigned long dataaddr)
|
||
{
|
||
while (loadInfoTextIndex >= loadInfoLen) {
|
||
loadInfoLen += LOADINFOLEN;
|
||
loadInfo = (void*) xrealloc (loadInfo, sizeof(LoadInfo) * loadInfoLen);
|
||
}
|
||
loadInfo [loadInfoTextIndex].textorg = textaddr;
|
||
loadInfo [loadInfoTextIndex].dataorg = dataaddr;
|
||
++loadInfoTextIndex;
|
||
}
|
||
|
||
|
||
unsigned long
|
||
find_toc_address (unsigned long pc)
|
||
{
|
||
int ii, toc_entry;
|
||
|
||
for (ii=0; ii < loadInfoTextIndex; ++ii)
|
||
if (pc > loadInfo [ii].textorg)
|
||
toc_entry = ii;
|
||
|
||
return loadInfo [toc_entry].dataorg + loadInfo [toc_entry].toc_offset;
|
||
}
|
||
|
||
|
||
/* execute one dummy breakpoint instruction. This way we give kernel
|
||
a chance to do some housekeeping and update inferior's internal data,
|
||
including u_area. */
|
||
|
||
exec_one_dummy_insn ()
|
||
{
|
||
#define DUMMY_INSN_ADDR 0x10000200
|
||
|
||
unsigned long shadow;
|
||
unsigned int status, pid;
|
||
|
||
target_insert_breakpoint (DUMMY_INSN_ADDR, &shadow);
|
||
|
||
errno = 0;
|
||
ptrace (PT_CONTINUE, inferior_pid, DUMMY_INSN_ADDR, 0, 0);
|
||
if (errno)
|
||
perror ("pt_continue");
|
||
|
||
do {
|
||
pid = wait (&status);
|
||
} while (pid != inferior_pid);
|
||
|
||
target_remove_breakpoint (DUMMY_INSN_ADDR, &shadow);
|
||
}
|
||
|