4106101c44
Some early revisions of the Cortex-A53 have an erratum (843419). The details of the erratum are quite complex and involve dynamic conditions. For the purposes of the workaround we have simplified the static conditions to an ADRP in the last two instructions of a 4KByte page, followed within four instructions by a load/store dependent on the ADRP. This patch adds support to conservatively scan for and workaround Cortex A53 erratum 843419. There are two different workaround strategies used. The first is to rewrite ADRP instructions which form part of an erratum sequence with an ADR instruction. In situations where the ADR provides insufficient offset the dependent load or store instruction from the sequence is moved to a stub section and branches are inserted from the original sequence to the relocated instruction and back again. Stub section sizes are rounded up to a multiple of 4096 in order to ensure that the act of inserting work around stubs does not create more errata sequences. Workaround stubs are always inserted into the stub section associated with the input section containing the erratum sequence. This ensures that the fully relocated form of the veneered load store instruction is available at the point in time when the stub section is written. |
||
---|---|---|
.. | ||
aarch64elf.em | ||
aix.em | ||
alphaelf.em | ||
armcoff.em | ||
armelf.em | ||
astring.sed | ||
avrelf.em | ||
beos.em | ||
bfin.em | ||
cr16elf.em | ||
crxelf.em | ||
elf-generic.em | ||
elf32.em | ||
epiphanyelf_4x4.em | ||
genelf.em | ||
generic.em | ||
gld960.em | ||
gld960c.em | ||
hppaelf.em | ||
ia64elf.em | ||
irix.em | ||
linux.em | ||
lnk960.em | ||
m68hc1xelf.em | ||
m68kcoff.em | ||
m68kelf.em | ||
metagelf.em | ||
mipself.em | ||
mmix-elfnmmo.em | ||
mmixelf.em | ||
mmo.em | ||
nds32elf.em | ||
needrelax.em | ||
netbsd.em | ||
nios2elf.em | ||
ostring.sed | ||
pe.em | ||
pep.em | ||
ppc32elf.em | ||
ppc64elf.em | ||
README | ||
rxelf.em | ||
scoreelf.em | ||
sh64elf.em | ||
solaris2.em | ||
spu_icache.o_c | ||
spu_icache.S | ||
spu_ovl.o_c | ||
spu_ovl.S | ||
spuelf.em | ||
sunos.em | ||
tic6xdsbt.em | ||
ticoff.em | ||
v850elf.em | ||
vanilla.em | ||
vms.em | ||
vxworks.em | ||
xtensaelf.em | ||
z80.em |
The files in this directory are sourced by genscripts.sh, after
setting some variables to substitute in, to produce
C source files that contain jump tables for each emulation.
Copyright (C) 2012-2015 Free Software Foundation, Inc.
Copying and distribution of this file, with or without modification,
are permitted in any medium without royalty provided the copyright
notice and this notice are preserved.