3be3151681
* configure.ac: Address use of dv-sockser.o. * tconfig.in: Conditionalize use of dv_sockser_install. * configure: Regenerated. * config.in: Regenerated.
40 lines
1.1 KiB
Text
40 lines
1.1 KiB
Text
/* mips target configuration file. */
|
|
|
|
/* See sim-hload.c. We properly handle LMA. */
|
|
#ifdef TARGET_TX3904
|
|
#define SIM_HANDLES_LMA 1
|
|
|
|
/* FIXME: This is unnecessarily necessary: */
|
|
#include "ansidecl.h"
|
|
#include "gdb/callback.h"
|
|
#include "gdb/remote-sim.h"
|
|
#include "sim-module.h"
|
|
|
|
/* FIXME: Revisit. */
|
|
#ifdef HAVE_DV_SOCKSER
|
|
MODULE_INSTALL_FN dv_sockser_install;
|
|
#define MODULE_LIST dv_sockser_install,
|
|
#endif
|
|
|
|
#else
|
|
#define SIM_HANDLES_LMA 0
|
|
#endif
|
|
|
|
/* Define this if the simulator supports profiling.
|
|
See the mips simulator for an example.
|
|
This enables the `-p foo' and `-s bar' options.
|
|
The target is required to provide sim_set_profile{,_size}. */
|
|
#define SIM_HAVE_PROFILE
|
|
|
|
/* Define this if the simulator uses an instruction cache.
|
|
See the h8/300 simulator for an example.
|
|
This enables the `-c size' option to set the size of the cache.
|
|
The target is required to provide sim_set_simcache_size. */
|
|
/* #define SIM_HAVE_SIMCACHE */
|
|
|
|
/* Define this if the target cpu is bi-endian
|
|
and the simulator supports it. */
|
|
#define SIM_HAVE_BIENDIAN
|
|
|
|
/* MIPS uses an unusual format for floating point quiet NaNs. */
|
|
#define SIM_QUIET_NAN_NEGATED
|