42f23f6218
ARMv8.2 adds 16-bit floating point operations as an optional extension to the floating point and Adv.SIMD support. This patch adds FP16 instructions to the group Vector Indexed Element, making them available when +simd+fp16 is enabled. The instructions added are: FMLA, FMLS, FMUL and FMULX. The general form for these instructions is <OP> <V>.<T>, <V>.<T>, <V>.h[<idx>] where T is 4h or 8h gas/testsuite/ 2015-12-14 Matthew Wahab <matthew.wahab@arm.com> * gas/aarch64/advsimd-fp16.d: Update expected output. * gas/aarch64/advsimd-fp16.s: Add tests for vector indexed element instructions. opcodes/ 2015-12-14 Matthew Wahab <matthew.wahab@arm.com> * aarch64-asm-2.c: Regenerate. * aarch64-dis-2.c: Regenerate. * aarch64-opc-2.c: Regenerate. * aarch64-tbl.h (QL_ELEMENT_FP_H): New. (aarch64_opcode_table): Add fp16 versions of fmla, fmls, fmul and fmulx to the vector indexed element group. Change-Id: Ib70cd4eaa6ea2938f84ac41f31d72644dbb0ceb4
570 lines
14 KiB
C
570 lines
14 KiB
C
/* This file is automatically generated by aarch64-gen. Do not edit! */
|
|
/* Copyright (C) 2012-2015 Free Software Foundation, Inc.
|
|
Contributed by ARM Ltd.
|
|
|
|
This file is part of the GNU opcodes library.
|
|
|
|
This library is free software; you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation; either version 3, or (at your option)
|
|
any later version.
|
|
|
|
It is distributed in the hope that it will be useful, but WITHOUT
|
|
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
|
|
or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
|
|
License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program; see the file COPYING3. If not,
|
|
see <http://www.gnu.org/licenses/>. */
|
|
|
|
#include "sysdep.h"
|
|
#include "aarch64-asm.h"
|
|
|
|
|
|
const aarch64_opcode *
|
|
aarch64_find_real_opcode (const aarch64_opcode *opcode)
|
|
{
|
|
/* Use the index as the key to locate the real opcode. */
|
|
int key = opcode - aarch64_opcode_table;
|
|
int value;
|
|
switch (key)
|
|
{
|
|
case 3: /* ngc */
|
|
case 2: /* sbc */
|
|
value = 2; /* --> sbc. */
|
|
break;
|
|
case 5: /* ngcs */
|
|
case 4: /* sbcs */
|
|
value = 4; /* --> sbcs. */
|
|
break;
|
|
case 8: /* cmn */
|
|
case 7: /* adds */
|
|
value = 7; /* --> adds. */
|
|
break;
|
|
case 11: /* cmp */
|
|
case 10: /* subs */
|
|
value = 10; /* --> subs. */
|
|
break;
|
|
case 13: /* mov */
|
|
case 12: /* add */
|
|
value = 12; /* --> add. */
|
|
break;
|
|
case 15: /* cmn */
|
|
case 14: /* adds */
|
|
value = 14; /* --> adds. */
|
|
break;
|
|
case 18: /* cmp */
|
|
case 17: /* subs */
|
|
value = 17; /* --> subs. */
|
|
break;
|
|
case 21: /* cmn */
|
|
case 20: /* adds */
|
|
value = 20; /* --> adds. */
|
|
break;
|
|
case 23: /* neg */
|
|
case 22: /* sub */
|
|
value = 22; /* --> sub. */
|
|
break;
|
|
case 26: /* negs */
|
|
case 25: /* cmp */
|
|
case 24: /* subs */
|
|
value = 24; /* --> subs. */
|
|
break;
|
|
case 145: /* mov */
|
|
case 144: /* umov */
|
|
value = 144; /* --> umov. */
|
|
break;
|
|
case 147: /* mov */
|
|
case 146: /* ins */
|
|
value = 146; /* --> ins. */
|
|
break;
|
|
case 149: /* mov */
|
|
case 148: /* ins */
|
|
value = 148; /* --> ins. */
|
|
break;
|
|
case 231: /* mvn */
|
|
case 230: /* not */
|
|
value = 230; /* --> not. */
|
|
break;
|
|
case 306: /* mov */
|
|
case 305: /* orr */
|
|
value = 305; /* --> orr. */
|
|
break;
|
|
case 375: /* sxtl */
|
|
case 374: /* sshll */
|
|
value = 374; /* --> sshll. */
|
|
break;
|
|
case 377: /* sxtl2 */
|
|
case 376: /* sshll2 */
|
|
value = 376; /* --> sshll2. */
|
|
break;
|
|
case 397: /* uxtl */
|
|
case 396: /* ushll */
|
|
value = 396; /* --> ushll. */
|
|
break;
|
|
case 399: /* uxtl2 */
|
|
case 398: /* ushll2 */
|
|
value = 398; /* --> ushll2. */
|
|
break;
|
|
case 514: /* mov */
|
|
case 513: /* dup */
|
|
value = 513; /* --> dup. */
|
|
break;
|
|
case 592: /* sxtw */
|
|
case 591: /* sxth */
|
|
case 590: /* sxtb */
|
|
case 593: /* asr */
|
|
case 589: /* sbfx */
|
|
case 588: /* sbfiz */
|
|
case 587: /* sbfm */
|
|
value = 587; /* --> sbfm. */
|
|
break;
|
|
case 596: /* bfc */
|
|
case 597: /* bfxil */
|
|
case 595: /* bfi */
|
|
case 594: /* bfm */
|
|
value = 594; /* --> bfm. */
|
|
break;
|
|
case 602: /* uxth */
|
|
case 601: /* uxtb */
|
|
case 604: /* lsr */
|
|
case 603: /* lsl */
|
|
case 600: /* ubfx */
|
|
case 599: /* ubfiz */
|
|
case 598: /* ubfm */
|
|
value = 598; /* --> ubfm. */
|
|
break;
|
|
case 622: /* cset */
|
|
case 621: /* cinc */
|
|
case 620: /* csinc */
|
|
value = 620; /* --> csinc. */
|
|
break;
|
|
case 625: /* csetm */
|
|
case 624: /* cinv */
|
|
case 623: /* csinv */
|
|
value = 623; /* --> csinv. */
|
|
break;
|
|
case 627: /* cneg */
|
|
case 626: /* csneg */
|
|
value = 626; /* --> csneg. */
|
|
break;
|
|
case 645: /* rev */
|
|
case 646: /* rev64 */
|
|
value = 645; /* --> rev. */
|
|
break;
|
|
case 653: /* lsl */
|
|
case 652: /* lslv */
|
|
value = 652; /* --> lslv. */
|
|
break;
|
|
case 655: /* lsr */
|
|
case 654: /* lsrv */
|
|
value = 654; /* --> lsrv. */
|
|
break;
|
|
case 657: /* asr */
|
|
case 656: /* asrv */
|
|
value = 656; /* --> asrv. */
|
|
break;
|
|
case 659: /* ror */
|
|
case 658: /* rorv */
|
|
value = 658; /* --> rorv. */
|
|
break;
|
|
case 669: /* mul */
|
|
case 668: /* madd */
|
|
value = 668; /* --> madd. */
|
|
break;
|
|
case 671: /* mneg */
|
|
case 670: /* msub */
|
|
value = 670; /* --> msub. */
|
|
break;
|
|
case 673: /* smull */
|
|
case 672: /* smaddl */
|
|
value = 672; /* --> smaddl. */
|
|
break;
|
|
case 675: /* smnegl */
|
|
case 674: /* smsubl */
|
|
value = 674; /* --> smsubl. */
|
|
break;
|
|
case 678: /* umull */
|
|
case 677: /* umaddl */
|
|
value = 677; /* --> umaddl. */
|
|
break;
|
|
case 680: /* umnegl */
|
|
case 679: /* umsubl */
|
|
value = 679; /* --> umsubl. */
|
|
break;
|
|
case 691: /* ror */
|
|
case 690: /* extr */
|
|
value = 690; /* --> extr. */
|
|
break;
|
|
case 898: /* bic */
|
|
case 897: /* and */
|
|
value = 897; /* --> and. */
|
|
break;
|
|
case 900: /* mov */
|
|
case 899: /* orr */
|
|
value = 899; /* --> orr. */
|
|
break;
|
|
case 903: /* tst */
|
|
case 902: /* ands */
|
|
value = 902; /* --> ands. */
|
|
break;
|
|
case 908: /* uxtw */
|
|
case 907: /* mov */
|
|
case 906: /* orr */
|
|
value = 906; /* --> orr. */
|
|
break;
|
|
case 910: /* mvn */
|
|
case 909: /* orn */
|
|
value = 909; /* --> orn. */
|
|
break;
|
|
case 914: /* tst */
|
|
case 913: /* ands */
|
|
value = 913; /* --> ands. */
|
|
break;
|
|
case 1040: /* staddb */
|
|
case 944: /* ldaddb */
|
|
value = 944; /* --> ldaddb. */
|
|
break;
|
|
case 1041: /* staddh */
|
|
case 945: /* ldaddh */
|
|
value = 945; /* --> ldaddh. */
|
|
break;
|
|
case 1042: /* stadd */
|
|
case 946: /* ldadd */
|
|
value = 946; /* --> ldadd. */
|
|
break;
|
|
case 1043: /* staddlb */
|
|
case 948: /* ldaddlb */
|
|
value = 948; /* --> ldaddlb. */
|
|
break;
|
|
case 1044: /* staddlh */
|
|
case 951: /* ldaddlh */
|
|
value = 951; /* --> ldaddlh. */
|
|
break;
|
|
case 1045: /* staddl */
|
|
case 954: /* ldaddl */
|
|
value = 954; /* --> ldaddl. */
|
|
break;
|
|
case 1046: /* stclrb */
|
|
case 956: /* ldclrb */
|
|
value = 956; /* --> ldclrb. */
|
|
break;
|
|
case 1047: /* stclrh */
|
|
case 957: /* ldclrh */
|
|
value = 957; /* --> ldclrh. */
|
|
break;
|
|
case 1048: /* stclr */
|
|
case 958: /* ldclr */
|
|
value = 958; /* --> ldclr. */
|
|
break;
|
|
case 1049: /* stclrlb */
|
|
case 960: /* ldclrlb */
|
|
value = 960; /* --> ldclrlb. */
|
|
break;
|
|
case 1050: /* stclrlh */
|
|
case 963: /* ldclrlh */
|
|
value = 963; /* --> ldclrlh. */
|
|
break;
|
|
case 1051: /* stclrl */
|
|
case 966: /* ldclrl */
|
|
value = 966; /* --> ldclrl. */
|
|
break;
|
|
case 1052: /* steorb */
|
|
case 968: /* ldeorb */
|
|
value = 968; /* --> ldeorb. */
|
|
break;
|
|
case 1053: /* steorh */
|
|
case 969: /* ldeorh */
|
|
value = 969; /* --> ldeorh. */
|
|
break;
|
|
case 1054: /* steor */
|
|
case 970: /* ldeor */
|
|
value = 970; /* --> ldeor. */
|
|
break;
|
|
case 1055: /* steorlb */
|
|
case 972: /* ldeorlb */
|
|
value = 972; /* --> ldeorlb. */
|
|
break;
|
|
case 1056: /* steorlh */
|
|
case 975: /* ldeorlh */
|
|
value = 975; /* --> ldeorlh. */
|
|
break;
|
|
case 1057: /* steorl */
|
|
case 978: /* ldeorl */
|
|
value = 978; /* --> ldeorl. */
|
|
break;
|
|
case 1058: /* stsetb */
|
|
case 980: /* ldsetb */
|
|
value = 980; /* --> ldsetb. */
|
|
break;
|
|
case 1059: /* stseth */
|
|
case 981: /* ldseth */
|
|
value = 981; /* --> ldseth. */
|
|
break;
|
|
case 1060: /* stset */
|
|
case 982: /* ldset */
|
|
value = 982; /* --> ldset. */
|
|
break;
|
|
case 1061: /* stsetlb */
|
|
case 984: /* ldsetlb */
|
|
value = 984; /* --> ldsetlb. */
|
|
break;
|
|
case 1062: /* stsetlh */
|
|
case 987: /* ldsetlh */
|
|
value = 987; /* --> ldsetlh. */
|
|
break;
|
|
case 1063: /* stsetl */
|
|
case 990: /* ldsetl */
|
|
value = 990; /* --> ldsetl. */
|
|
break;
|
|
case 1064: /* stsmaxb */
|
|
case 992: /* ldsmaxb */
|
|
value = 992; /* --> ldsmaxb. */
|
|
break;
|
|
case 1065: /* stsmaxh */
|
|
case 993: /* ldsmaxh */
|
|
value = 993; /* --> ldsmaxh. */
|
|
break;
|
|
case 1066: /* stsmax */
|
|
case 994: /* ldsmax */
|
|
value = 994; /* --> ldsmax. */
|
|
break;
|
|
case 1067: /* stsmaxlb */
|
|
case 996: /* ldsmaxlb */
|
|
value = 996; /* --> ldsmaxlb. */
|
|
break;
|
|
case 1068: /* stsmaxlh */
|
|
case 999: /* ldsmaxlh */
|
|
value = 999; /* --> ldsmaxlh. */
|
|
break;
|
|
case 1069: /* stsmaxl */
|
|
case 1002: /* ldsmaxl */
|
|
value = 1002; /* --> ldsmaxl. */
|
|
break;
|
|
case 1070: /* stsminb */
|
|
case 1004: /* ldsminb */
|
|
value = 1004; /* --> ldsminb. */
|
|
break;
|
|
case 1071: /* stsminh */
|
|
case 1005: /* ldsminh */
|
|
value = 1005; /* --> ldsminh. */
|
|
break;
|
|
case 1072: /* stsmin */
|
|
case 1006: /* ldsmin */
|
|
value = 1006; /* --> ldsmin. */
|
|
break;
|
|
case 1073: /* stsminlb */
|
|
case 1008: /* ldsminlb */
|
|
value = 1008; /* --> ldsminlb. */
|
|
break;
|
|
case 1074: /* stsminlh */
|
|
case 1011: /* ldsminlh */
|
|
value = 1011; /* --> ldsminlh. */
|
|
break;
|
|
case 1075: /* stsminl */
|
|
case 1014: /* ldsminl */
|
|
value = 1014; /* --> ldsminl. */
|
|
break;
|
|
case 1076: /* stumaxb */
|
|
case 1016: /* ldumaxb */
|
|
value = 1016; /* --> ldumaxb. */
|
|
break;
|
|
case 1077: /* stumaxh */
|
|
case 1017: /* ldumaxh */
|
|
value = 1017; /* --> ldumaxh. */
|
|
break;
|
|
case 1078: /* stumax */
|
|
case 1018: /* ldumax */
|
|
value = 1018; /* --> ldumax. */
|
|
break;
|
|
case 1079: /* stumaxlb */
|
|
case 1020: /* ldumaxlb */
|
|
value = 1020; /* --> ldumaxlb. */
|
|
break;
|
|
case 1080: /* stumaxlh */
|
|
case 1023: /* ldumaxlh */
|
|
value = 1023; /* --> ldumaxlh. */
|
|
break;
|
|
case 1081: /* stumaxl */
|
|
case 1026: /* ldumaxl */
|
|
value = 1026; /* --> ldumaxl. */
|
|
break;
|
|
case 1082: /* stuminb */
|
|
case 1028: /* lduminb */
|
|
value = 1028; /* --> lduminb. */
|
|
break;
|
|
case 1083: /* stuminh */
|
|
case 1029: /* lduminh */
|
|
value = 1029; /* --> lduminh. */
|
|
break;
|
|
case 1084: /* stumin */
|
|
case 1030: /* ldumin */
|
|
value = 1030; /* --> ldumin. */
|
|
break;
|
|
case 1085: /* stuminlb */
|
|
case 1032: /* lduminlb */
|
|
value = 1032; /* --> lduminlb. */
|
|
break;
|
|
case 1086: /* stuminlh */
|
|
case 1035: /* lduminlh */
|
|
value = 1035; /* --> lduminlh. */
|
|
break;
|
|
case 1087: /* stuminl */
|
|
case 1038: /* lduminl */
|
|
value = 1038; /* --> lduminl. */
|
|
break;
|
|
case 1089: /* mov */
|
|
case 1088: /* movn */
|
|
value = 1088; /* --> movn. */
|
|
break;
|
|
case 1091: /* mov */
|
|
case 1090: /* movz */
|
|
value = 1090; /* --> movz. */
|
|
break;
|
|
case 1104: /* psb */
|
|
case 1103: /* esb */
|
|
case 1102: /* sevl */
|
|
case 1101: /* sev */
|
|
case 1100: /* wfi */
|
|
case 1099: /* wfe */
|
|
case 1098: /* yield */
|
|
case 1097: /* nop */
|
|
case 1096: /* hint */
|
|
value = 1096; /* --> hint. */
|
|
break;
|
|
case 1113: /* tlbi */
|
|
case 1112: /* ic */
|
|
case 1111: /* dc */
|
|
case 1110: /* at */
|
|
case 1109: /* sys */
|
|
value = 1109; /* --> sys. */
|
|
break;
|
|
default: return NULL;
|
|
}
|
|
|
|
return aarch64_opcode_table + value;
|
|
}
|
|
|
|
const char*
|
|
aarch64_insert_operand (const aarch64_operand *self,
|
|
const aarch64_opnd_info *info,
|
|
aarch64_insn *code, const aarch64_inst *inst)
|
|
{
|
|
/* Use the index as the key. */
|
|
int key = self - aarch64_operands;
|
|
switch (key)
|
|
{
|
|
case 1:
|
|
case 2:
|
|
case 3:
|
|
case 4:
|
|
case 5:
|
|
case 6:
|
|
case 7:
|
|
case 8:
|
|
case 9:
|
|
case 10:
|
|
case 14:
|
|
case 15:
|
|
case 16:
|
|
case 17:
|
|
case 19:
|
|
case 20:
|
|
case 21:
|
|
case 22:
|
|
case 23:
|
|
case 24:
|
|
case 25:
|
|
case 26:
|
|
case 27:
|
|
case 35:
|
|
case 36:
|
|
return aarch64_ins_regno (self, info, code, inst);
|
|
case 12:
|
|
return aarch64_ins_reg_extended (self, info, code, inst);
|
|
case 13:
|
|
return aarch64_ins_reg_shifted (self, info, code, inst);
|
|
case 18:
|
|
return aarch64_ins_ft (self, info, code, inst);
|
|
case 28:
|
|
case 29:
|
|
case 30:
|
|
return aarch64_ins_reglane (self, info, code, inst);
|
|
case 31:
|
|
return aarch64_ins_reglist (self, info, code, inst);
|
|
case 32:
|
|
return aarch64_ins_ldst_reglist (self, info, code, inst);
|
|
case 33:
|
|
return aarch64_ins_ldst_reglist_r (self, info, code, inst);
|
|
case 34:
|
|
return aarch64_ins_ldst_elemlist (self, info, code, inst);
|
|
case 37:
|
|
case 46:
|
|
case 47:
|
|
case 48:
|
|
case 49:
|
|
case 50:
|
|
case 51:
|
|
case 52:
|
|
case 53:
|
|
case 54:
|
|
case 55:
|
|
case 56:
|
|
case 57:
|
|
case 58:
|
|
case 67:
|
|
case 68:
|
|
case 69:
|
|
case 70:
|
|
return aarch64_ins_imm (self, info, code, inst);
|
|
case 38:
|
|
case 39:
|
|
return aarch64_ins_advsimd_imm_shift (self, info, code, inst);
|
|
case 40:
|
|
case 41:
|
|
case 42:
|
|
return aarch64_ins_advsimd_imm_modified (self, info, code, inst);
|
|
case 59:
|
|
return aarch64_ins_limm (self, info, code, inst);
|
|
case 60:
|
|
return aarch64_ins_aimm (self, info, code, inst);
|
|
case 61:
|
|
return aarch64_ins_imm_half (self, info, code, inst);
|
|
case 62:
|
|
return aarch64_ins_fbits (self, info, code, inst);
|
|
case 64:
|
|
case 65:
|
|
return aarch64_ins_cond (self, info, code, inst);
|
|
case 71:
|
|
case 77:
|
|
return aarch64_ins_addr_simple (self, info, code, inst);
|
|
case 72:
|
|
return aarch64_ins_addr_regoff (self, info, code, inst);
|
|
case 73:
|
|
case 74:
|
|
case 75:
|
|
return aarch64_ins_addr_simm (self, info, code, inst);
|
|
case 76:
|
|
return aarch64_ins_addr_uimm12 (self, info, code, inst);
|
|
case 78:
|
|
return aarch64_ins_simd_addr_post (self, info, code, inst);
|
|
case 79:
|
|
return aarch64_ins_sysreg (self, info, code, inst);
|
|
case 80:
|
|
return aarch64_ins_pstatefield (self, info, code, inst);
|
|
case 81:
|
|
case 82:
|
|
case 83:
|
|
case 84:
|
|
return aarch64_ins_sysins_op (self, info, code, inst);
|
|
case 85:
|
|
case 86:
|
|
return aarch64_ins_barrier (self, info, code, inst);
|
|
case 87:
|
|
return aarch64_ins_prfop (self, info, code, inst);
|
|
case 88:
|
|
return aarch64_ins_hint (self, info, code, inst);
|
|
default: assert (0); abort ();
|
|
}
|
|
}
|