20bca71d82
Since every target typedefs this the same way, move it to the common code. We have to leave Blackfin behind here for now because of inter-dependencies on types and headers: sim-base.h includes sim-model.h which needs types in machs.h which needs types in bfim-sim.h which needs SIM_CPU.
84 lines
2 KiB
C
84 lines
2 KiB
C
/* Main header for the m32r. */
|
||
|
||
#ifndef SIM_MAIN_H
|
||
#define SIM_MAIN_H
|
||
|
||
#define USING_SIM_BASE_H /* FIXME: quick hack */
|
||
|
||
#include "symcat.h"
|
||
#include "sim-basics.h"
|
||
#include "cgen-types.h"
|
||
#include "m32r-desc.h"
|
||
#include "m32r-opc.h"
|
||
#include "arch.h"
|
||
|
||
#define SIM_ENGINE_HALT_HOOK(sd, cpu, cia) \
|
||
do { \
|
||
if (cpu) /* null if ctrl-c */ \
|
||
sim_pc_set ((cpu), (cia)); \
|
||
} while (0)
|
||
#define SIM_ENGINE_RESTART_HOOK(sd, cpu, cia) \
|
||
do { \
|
||
sim_pc_set ((cpu), (cia)); \
|
||
} while (0)
|
||
|
||
#include "sim-base.h"
|
||
#include "cgen-sim.h"
|
||
#include "m32r-sim.h"
|
||
#include "opcode/cgen.h"
|
||
|
||
/* The _sim_cpu struct. */
|
||
|
||
struct _sim_cpu {
|
||
/* sim/common cpu base. */
|
||
sim_cpu_base base;
|
||
|
||
/* Static parts of cgen. */
|
||
CGEN_CPU cgen_cpu;
|
||
|
||
M32R_MISC_PROFILE m32r_misc_profile;
|
||
#define CPU_M32R_MISC_PROFILE(cpu) (& (cpu)->m32r_misc_profile)
|
||
|
||
/* CPU specific parts go here.
|
||
Note that in files that don't need to access these pieces WANT_CPU_FOO
|
||
won't be defined and thus these parts won't appear. This is ok in the
|
||
sense that things work. It is a source of bugs though.
|
||
One has to of course be careful to not take the size of this
|
||
struct and no structure members accessed in non-cpu specific files can
|
||
go after here. Oh for a better language. */
|
||
#if defined (WANT_CPU_M32RBF)
|
||
M32RBF_CPU_DATA cpu_data;
|
||
#endif
|
||
#if defined (WANT_CPU_M32RXF)
|
||
M32RXF_CPU_DATA cpu_data;
|
||
#elif defined (WANT_CPU_M32R2F)
|
||
M32R2F_CPU_DATA cpu_data;
|
||
#endif
|
||
};
|
||
|
||
/* The sim_state struct. */
|
||
|
||
struct sim_state {
|
||
sim_cpu *cpu[MAX_NR_PROCESSORS];
|
||
|
||
CGEN_STATE cgen_state;
|
||
|
||
sim_state_base base;
|
||
};
|
||
|
||
/* Misc. */
|
||
|
||
/* Catch address exceptions. */
|
||
extern SIM_CORE_SIGNAL_FN m32r_core_signal;
|
||
#define SIM_CORE_SIGNAL(SD,CPU,CIA,MAP,NR_BYTES,ADDR,TRANSFER,ERROR) \
|
||
m32r_core_signal ((SD), (CPU), (CIA), (MAP), (NR_BYTES), (ADDR), \
|
||
(TRANSFER), (ERROR))
|
||
|
||
/* Default memory size. */
|
||
#ifdef M32R_LINUX
|
||
#define M32R_DEFAULT_MEM_SIZE 0x2000000 /* 32M */
|
||
#else
|
||
#define M32R_DEFAULT_MEM_SIZE 0x800000 /* 8M */
|
||
#endif
|
||
|
||
#endif /* SIM_MAIN_H */
|