176a0d42d0
* elf64-ppc.c (build_plt_stub): Add relocs on plt call stubs if emitrelocations. (get_relocs): New function, split out from.. (ppc_build_one_stub): ..here. Add relocs on plt_branch stubs if emitrelocations. Remove indx temp. (ppc_size_one_stub): Count new stub relocs. (ppc64_elf_size_stubs): Count new glink reloc. (ppc64_elf_build_stubs): Emit glink reloc if emitrelocations. (ppc64_elf_finish_dynamic_sections): Output glink relocs. * elf32-ppc.c (ppc_elf_finish_dynamic_sections): Describe non-pic glink code. ld/testsuite/ * ld-powerpc/relbrlt.d: Update. Also check .branch_lt section.
60 lines
1.5 KiB
Makefile
60 lines
1.5 KiB
Makefile
#source: relbrlt.s
|
|
#as: -a64
|
|
#ld: -melf64ppc --emit-relocs
|
|
#objdump: -Dr
|
|
|
|
.*: file format elf64-powerpc
|
|
|
|
Disassembly of section \.text:
|
|
|
|
0*100000b0 <_start>:
|
|
[0-9a-f ]*: 49 bf 00 2d bl .*
|
|
[0-9a-f ]*: R_PPC64_REL24 \.text\+0x37e003c
|
|
[0-9a-f ]*: 60 00 00 00 nop
|
|
[0-9a-f ]*: 49 bf 00 19 bl .*
|
|
[0-9a-f ]*: R_PPC64_REL24 \.text\+0x3bf0020
|
|
[0-9a-f ]*: 60 00 00 00 nop
|
|
[0-9a-f ]*: 49 bf 00 21 bl .*
|
|
[0-9a-f ]*: R_PPC64_REL24 \.text\+0x57e0024
|
|
[0-9a-f ]*: 60 00 00 00 nop
|
|
[0-9a-f ]*: 00 00 00 00 \.long 0x0
|
|
[0-9a-f ]*: 4b ff ff e4 b .* <_start>
|
|
\.\.\.
|
|
|
|
[0-9a-f ]*<.*plt_branch.*>:
|
|
[0-9a-f ]*: e9 62 80 00 ld r11,-32768\(r2\)
|
|
[0-9a-f ]*: R_PPC64_TOC16_DS \*ABS\*\+0x157f00d8
|
|
[0-9a-f ]*: 7d 69 03 a6 mtctr r11
|
|
[0-9a-f ]*: 4e 80 04 20 bctr
|
|
|
|
[0-9a-f ]*<.*long_branch.*>:
|
|
[0-9a-f ]*: 49 bf 00 10 b .* <far>
|
|
[0-9a-f ]*: R_PPC64_REL24 \*ABS\*\+0x137e00ec
|
|
|
|
[0-9a-f ]*<.*plt_branch.*>:
|
|
[0-9a-f ]*: e9 62 80 08 ld r11,-32760\(r2\)
|
|
[0-9a-f ]*: R_PPC64_TOC16_DS \*ABS\*\+0x157f00e0
|
|
[0-9a-f ]*: 7d 69 03 a6 mtctr r11
|
|
[0-9a-f ]*: 4e 80 04 20 bctr
|
|
\.\.\.
|
|
|
|
0*137e00ec <far>:
|
|
[0-9a-f ]*: 4e 80 00 20 blr
|
|
\.\.\.
|
|
|
|
0*13bf00d0 <far2far>:
|
|
[0-9a-f ]*: 4e 80 00 20 blr
|
|
\.\.\.
|
|
|
|
0*157e00d4 <huge>:
|
|
[0-9a-f ]*: 4e 80 00 20 blr
|
|
|
|
Disassembly of section \.branch_lt:
|
|
|
|
0*157f00d8 <\.branch_lt>:
|
|
[0-9a-f ]*: 00 00 00 00 .*
|
|
[0-9a-f ]*: R_PPC64_RELATIVE \*ABS\*\+0x13bf00d0
|
|
[0-9a-f ]*: 13 bf 00 d0 .*
|
|
[0-9a-f ]*: 00 00 00 00 .*
|
|
[0-9a-f ]*: R_PPC64_RELATIVE \*ABS\*\+0x157e00d4
|
|
[0-9a-f ]*: 15 7e 00 d4 .*
|