473f17b043
gregset_reg_offset, gregset_num_regs, sizeof_gregset, fpregset, sizeof_fpregset. * i386-tdep.c: Include "regset.h". (i386_supply_gregset): New function. (i386_supply_fpregset): New function. (i386_gdbarch_init): Initialze register set-related members of TDEP. * x86-64-tdep.c (x86_64_supply_fpregset): New function. (x86_64_init_abi): Initialize TDEP->sizeof_fpregset.
211 lines
6.3 KiB
C
211 lines
6.3 KiB
C
/* Target-dependent code for the i386.
|
||
|
||
Copyright 2001, 2002, 2003
|
||
Free Software Foundation, Inc.
|
||
|
||
This file is part of GDB.
|
||
|
||
This program is free software; you can redistribute it and/or modify
|
||
it under the terms of the GNU General Public License as published by
|
||
the Free Software Foundation; either version 2 of the License, or
|
||
(at your option) any later version.
|
||
|
||
This program is distributed in the hope that it will be useful,
|
||
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
GNU General Public License for more details.
|
||
|
||
You should have received a copy of the GNU General Public License
|
||
along with this program; if not, write to the Free Software
|
||
Foundation, Inc., 59 Temple Place - Suite 330,
|
||
Boston, MA 02111-1307, USA. */
|
||
|
||
#ifndef I386_TDEP_H
|
||
#define I386_TDEP_H
|
||
|
||
struct frame_info;
|
||
struct gdbarch;
|
||
struct reggroup;
|
||
|
||
/* GDB's i386 target supports both the 32-bit Intel Architecture
|
||
(IA-32) and the 64-bit AMD x86-64 architecture. Internally it uses
|
||
a similar register layout for both.
|
||
|
||
- General purpose registers
|
||
- FPU data registers
|
||
- FPU control registers
|
||
- SSE data registers
|
||
- SSE control register
|
||
|
||
The general purpose registers for the x86-64 architecture are quite
|
||
different from IA-32. Therefore, the FP0_REGNUM target macro
|
||
determines the register number at which the FPU data registers
|
||
start. The number of FPU data and control registers is the same
|
||
for both architectures. The number of SSE registers however,
|
||
differs and is determined by the num_xmm_regs member of `struct
|
||
gdbarch_tdep'. */
|
||
|
||
/* Convention for returning structures. */
|
||
|
||
enum struct_return
|
||
{
|
||
pcc_struct_return, /* Return "short" structures in memory. */
|
||
reg_struct_return /* Return "short" structures in registers. */
|
||
};
|
||
|
||
/* i386 architecture specific information. */
|
||
struct gdbarch_tdep
|
||
{
|
||
/* General-purpose registers. */
|
||
struct regset *gregset;
|
||
int *gregset_reg_offset;
|
||
int gregset_num_regs;
|
||
size_t sizeof_gregset;
|
||
|
||
/* Floating-point registers. */
|
||
struct regset *fpregset;
|
||
size_t sizeof_fpregset;
|
||
|
||
/* Register number for %st(0). The register numbers for the other
|
||
registers follow from this one. Set this to -1 to indicate the
|
||
absence of an FPU. */
|
||
int st0_regnum;
|
||
|
||
/* Register number for %mm0. Set this to -1 to indicate the absence
|
||
of MMX support. */
|
||
int mm0_regnum;
|
||
|
||
/* Number of SSE registers. */
|
||
int num_xmm_regs;
|
||
|
||
/* Offset of saved PC in jmp_buf. */
|
||
int jb_pc_offset;
|
||
|
||
/* Convention for returning structures. */
|
||
enum struct_return struct_return;
|
||
|
||
/* Address range where sigtramp lives. */
|
||
CORE_ADDR sigtramp_start;
|
||
CORE_ADDR sigtramp_end;
|
||
|
||
/* Get address of sigcontext for sigtramp. */
|
||
CORE_ADDR (*sigcontext_addr) (struct frame_info *);
|
||
|
||
/* Offset of registers in `struct sigcontext'. */
|
||
int *sc_reg_offset;
|
||
int sc_num_regs;
|
||
|
||
/* Offset of saved PC and SP in `struct sigcontext'. Usage of these
|
||
is deprecated, please use `sc_reg_offset' instead. */
|
||
int sc_pc_offset;
|
||
int sc_sp_offset;
|
||
};
|
||
|
||
/* Floating-point registers. */
|
||
|
||
#define FPU_REG_RAW_SIZE 10
|
||
|
||
/* All FPU control regusters (except for FIOFF and FOOFF) are 16-bit
|
||
(at most) in the FPU, but are zero-extended to 32 bits in GDB's
|
||
register cache. */
|
||
|
||
/* "Generic" floating point control register. */
|
||
#define FPC_REGNUM (FP0_REGNUM + 8)
|
||
|
||
/* FPU control word. */
|
||
#define FCTRL_REGNUM FPC_REGNUM
|
||
|
||
/* FPU status word. */
|
||
#define FSTAT_REGNUM (FPC_REGNUM + 1)
|
||
|
||
/* FPU register tag word. */
|
||
#define FTAG_REGNUM (FPC_REGNUM + 2)
|
||
|
||
/* FPU instruction's code segment selector, called "FPU Instruction
|
||
Pointer Selector" in the IA-32 manuals. */
|
||
#define FISEG_REGNUM (FPC_REGNUM + 3)
|
||
|
||
/* FPU instruction's offset within segment. */
|
||
#define FIOFF_REGNUM (FPC_REGNUM + 4)
|
||
|
||
/* FPU operand's data segment. */
|
||
#define FOSEG_REGNUM (FPC_REGNUM + 5)
|
||
|
||
/* FPU operand's offset within segment */
|
||
#define FOOFF_REGNUM (FPC_REGNUM + 6)
|
||
|
||
/* FPU opcode, bottom eleven bits. */
|
||
#define FOP_REGNUM (FPC_REGNUM + 7)
|
||
|
||
/* Return non-zero if REGNUM matches the FP register and the FP
|
||
register set is active. */
|
||
extern int i386_fp_regnum_p (int regnum);
|
||
extern int i386_fpc_regnum_p (int regnum);
|
||
|
||
/* SSE registers. */
|
||
|
||
/* First SSE data register. */
|
||
#define XMM0_REGNUM (FPC_REGNUM + 8)
|
||
|
||
/* SSE control/status register. */
|
||
#define MXCSR_REGNUM \
|
||
(XMM0_REGNUM + gdbarch_tdep (current_gdbarch)->num_xmm_regs)
|
||
|
||
/* FIXME: kettenis/2001-11-24: Obsolete macro's. */
|
||
#define FCS_REGNUM FISEG_REGNUM
|
||
#define FCOFF_REGNUM FIOFF_REGNUM
|
||
#define FDS_REGNUM FOSEG_REGNUM
|
||
#define FDOFF_REGNUM FOOFF_REGNUM
|
||
|
||
/* Register numbers of various important registers. */
|
||
|
||
#define I386_EAX_REGNUM 0 /* %eax */
|
||
#define I386_EDX_REGNUM 2 /* %edx */
|
||
#define I386_ESP_REGNUM 4 /* %esp */
|
||
#define I386_EBP_REGNUM 5 /* %ebp */
|
||
#define I386_EIP_REGNUM 8 /* %eip */
|
||
#define I386_EFLAGS_REGNUM 9 /* %eflags */
|
||
#define I386_ST0_REGNUM 16 /* %st(0) */
|
||
|
||
#define I386_NUM_GREGS 16
|
||
#define I386_NUM_FREGS 16
|
||
#define I386_NUM_XREGS 9
|
||
|
||
#define I386_SSE_NUM_REGS (I386_NUM_GREGS + I386_NUM_FREGS \
|
||
+ I386_NUM_XREGS)
|
||
|
||
/* Size of the largest register. */
|
||
#define I386_MAX_REGISTER_SIZE 16
|
||
|
||
/* Functions exported from i386-tdep.c. */
|
||
extern CORE_ADDR i386_pe_skip_trampoline_code (CORE_ADDR pc, char *name);
|
||
extern int i386_frameless_signal_p (struct frame_info *frame);
|
||
|
||
/* Return the name of register REG. */
|
||
extern char const *i386_register_name (int reg);
|
||
|
||
/* Return non-zero if REGNUM is a member of the specified group. */
|
||
extern int i386_register_reggroup_p (struct gdbarch *gdbarch, int regnum,
|
||
struct reggroup *group);
|
||
|
||
/* Initialize a basic ELF architecture variant. */
|
||
extern void i386_elf_init_abi (struct gdbarch_info, struct gdbarch *);
|
||
|
||
/* Initialize a SVR4 architecture variant. */
|
||
extern void i386_svr4_init_abi (struct gdbarch_info, struct gdbarch *);
|
||
|
||
|
||
/* Functions and variables exported from i386bsd-tdep.c. */
|
||
|
||
extern void i386bsd_init_abi (struct gdbarch_info, struct gdbarch *);
|
||
extern CORE_ADDR i386fbsd_sigtramp_start;
|
||
extern CORE_ADDR i386fbsd_sigtramp_end;
|
||
extern CORE_ADDR i386obsd_sigtramp_start;
|
||
extern CORE_ADDR i386obsd_sigtramp_end;
|
||
extern int i386fbsd4_sc_reg_offset[];
|
||
extern int i386fbsd_sc_reg_offset[];
|
||
extern int i386nbsd_sc_reg_offset[];
|
||
extern int i386obsd_sc_reg_offset[];
|
||
extern int i386bsd_sc_reg_offset[];
|
||
|
||
#endif /* i386-tdep.h */
|