05413229fd
* arm-dis.c (enum opcode_sentinels): New: Used to mark the
boundary between variaant and generic coprocessor instuctions.
(coprocessor): Use it.
Fix architecture version of MCRR and MRRC instructions.
(arm_opcdes): Fix patterns for STRB and STRH instructions.
(print_insn_coprocessor): Check architecture and extension masks.
Print a hexadecimal version of any decimal constant that is
outside of the range of -16 to +32.
(print_arm_address): Add a return value of the offset used in the
adress, if it is worth printing a hexadecimal version of it.
(print_insn_neon): Print a hexadecimal version of any decimal
constant that is outside of the range of -16 to +32.
(print_insn_arm): Likewise.
(print_insn_thumb16): Likewise.
(print_insn_thumb32): Likewise.
PR 10297
* arm-dis.c (UNDEFINED_INSTRUCTION): New macro for a description
of an undefined instruction.
(arm_opcodes): Use it.
(thumb_opcod): Use it.
(thumb32_opc): Use it.
Update expected disassembly regrexps in GAS and LD testsuites.
85 lines
2.4 KiB
Makefile
85 lines
2.4 KiB
Makefile
|
|
tmpdir/farcall-mixed-app-v5: file format elf32-(little|big)arm
|
|
architecture: arm, flags 0x00000112:
|
|
EXEC_P, HAS_SYMS, D_PAGED
|
|
start address 0x.*
|
|
|
|
Disassembly of section .plt:
|
|
|
|
.* <.plt>:
|
|
.*: e52de004 push {lr} ; \(str lr, \[sp, #-4\]!\)
|
|
.*: e59fe004 ldr lr, \[pc, #4\] ; .* <_start-0x1c>
|
|
.*: e08fe00e add lr, pc, lr
|
|
.*: e5bef008 ldr pc, \[lr, #8\]!
|
|
.*: .*
|
|
.*: e28fc6.* add ip, pc, #.* ; 0x.*
|
|
.*: e28cca.* add ip, ip, #.* ; 0x.*
|
|
.*: e5bcf.* ldr pc, \[ip, #.*\]!.*
|
|
.*: e28fc6.* add ip, pc, #.* ; 0x.*
|
|
.*: e28cca.* add ip, ip, #.* ; 0x.*
|
|
.*: e5bcf.* ldr pc, \[ip, #.*\]!.*
|
|
|
|
Disassembly of section .text:
|
|
|
|
.* <_start>:
|
|
.*: e1a0c00d mov ip, sp
|
|
.*: e92dd800 push {fp, ip, lr, pc}
|
|
.*: eb000008 bl .* <__app_func_veneer>
|
|
.*: ebfffff8 bl .* <_start-0xc>
|
|
.*: ebfffff4 bl .* <_start-0x18>
|
|
.*: e89d6800 ldm sp, {fp, sp, lr}
|
|
.*: e12fff1e bx lr
|
|
.*: e1a00000 nop \(mov r0,r0\)
|
|
|
|
.* <app_tfunc_close>:
|
|
.*: b500 push {lr}
|
|
.*: f7ff efe2 blx .* <_start-0x18>
|
|
.*: bd00 pop {pc}
|
|
.*: 4770 bx lr
|
|
.*: 46c0 nop \(mov r8, r8\)
|
|
.*: 46c0 nop \(mov r8, r8\)
|
|
.*: 46c0 nop \(mov r8, r8\)
|
|
|
|
.* <__app_func_veneer>:
|
|
.*: e51ff004 ldr pc, \[pc, #-4\] ; .* <__app_func_veneer\+0x4>
|
|
.*: 02100000 .word 0x02100000
|
|
|
|
Disassembly of section .far_arm:
|
|
|
|
.* <app_func>:
|
|
.*: e1a0c00d mov ip, sp
|
|
.*: e92dd800 push {fp, ip, lr, pc}
|
|
.*: eb00000a bl .* <__lib_func1_veneer>
|
|
.*: eb000007 bl .* <__lib_func2_veneer>
|
|
.*: e89d6800 ldm sp, {fp, sp, lr}
|
|
.*: e12fff1e bx lr
|
|
.*: e1a00000 nop \(mov r0,r0\)
|
|
.*: e1a00000 nop \(mov r0,r0\)
|
|
|
|
.* <app_func2>:
|
|
.*: e12fff1e bx lr
|
|
.*: e1a00000 nop \(mov r0,r0\)
|
|
.*: e1a00000 nop \(mov r0,r0\)
|
|
.*: e1a00000 nop \(mov r0,r0\)
|
|
|
|
.* <__lib_func2_veneer>:
|
|
.*: e51ff004 ldr pc, \[pc, #-4\] ; 2100034 <__lib_func2_veneer\+0x4>
|
|
.*: 00008218 .word 0x00008218
|
|
.* <__lib_func1_veneer>:
|
|
.*: e51ff004 ldr pc, \[pc, #-4\] ; 210003c <__lib_func1_veneer\+0x4>
|
|
.*: 00008224 .word 0x00008224
|
|
|
|
Disassembly of section .far_thumb:
|
|
|
|
.* <app_tfunc>:
|
|
.*: b500 push {lr}
|
|
.*: f000 e806 blx .* <__lib_func2_from_thumb>
|
|
.*: bd00 pop {pc}
|
|
.*: 4770 bx lr
|
|
.*: 46c0 nop \(mov r8, r8\)
|
|
.*: 46c0 nop \(mov r8, r8\)
|
|
.*: 46c0 nop \(mov r8, r8\)
|
|
|
|
.* <__lib_func2_from_thumb>:
|
|
.*: e51ff004 ldr pc, \[pc, #-4\] ; 2200014 <__lib_func2_from_thumb\+0x4>
|
|
.*: 00008218 .word 0x00008218
|