darkkirb/old-cross-binutils
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity
16478 commits 1 branch 0 tags 272 MiB
Commit graph

85 commits

Author SHA1 Message Date
Jeff Law
16cf520e5f No longer need to sanitize away h8s stuff. 1996-07-05 18:46:54 +00:00
Jeff Law
7eaffbec23 * h8300.h (SRC_IN_DST): Define. 
* h8300.h (UNOP3): Mark the register operand in this insn
        as a source operand, not a destination operand.
        (SHIFT_2, SHIFT_IMM): Remove.  Eliminate all references.
        (UNOP3): Change SHIFT_IMM to IMM for H8/S bitops.  Mark
        register operand with SRC_IN_DST.
More hackery for new shift ops on the H8/S.
 1996-07-03 05:07:07 +00:00
Jeff Law
d3329f0d0c * h8300.h (UNOP3): Mark the register operand in this insn 
as a source operand, not a destination operand.
So the simulator can handle shal #2,er0 correctly.
 1996-07-02 19:20:37 +00:00
Ian Lance Taylor
180b9a3805 * rs6k.h: Remove obsolete file. 1996-06-20 19:04:10 +00:00
Ian Lance Taylor
ad8e053482 * i386.h: Correct opcode values for faddp, fsubp, fsubrp, fmulp, 
fdivp, and fdivrp.  Add ffreep.
 1996-06-19 19:52:04 +00:00
Ian Lance Taylor
b4c22ad0df * i386.h: Remove Abs32 from lcall. 1996-05-01 01:38:55 +00:00
Ian Lance Taylor
b21efdbe64 * sparc.h (F_FLOAT, F_FBR): Define. 
PR 355.
 1996-04-11 21:28:49 +00:00
Jeff Law
bd03e603a7 * h8300.h (ABS8MEM): Renamed from ABSMOV. Remove ABSMOV 
from all insns.
        (ABS8SRC,ABS8DST): Add ABS8MEM.
        (add.l): Fix reg+reg variant.
        (eepmov.w): Renamed from eepmovw.
        (ldc,stc): Fix many cases.
We'll use ABS8MEM for access to the 8-bit area.
Fixes from running the h8300 testsuite.
hmse.
 1996-04-05 23:56:39 +00:00
David Edelsohn
4be1b31325 * sparc.h (SPARC_OPCODE_ARCH_MASK): New macro. 1996-03-31 21:32:00 +00:00
David Edelsohn
8c3f315e6a * sparc.h (sparc_{encode,decode}_sparclet_cpreg): Declare. 
Mark operand letters uU as in use.
 1996-02-21 04:47:16 +00:00
Jeff Law
803108ab64 * sparc.h (sparc_opcode_lookup_arch) Make return type in 
declaration consistent with return type in definition.
 1996-02-16 19:24:15 +00:00
Ian Lance Taylor
8cc429e320 Wed Feb 14 18:14:11 1996 Alan Modra <alan@spri.levels.unisa.edu.au> 
* i386.h (i386_optab): Remove Data32 from pushf and popf.
 1996-02-14 23:15:10 +00:00
Ian Lance Taylor
2192180d13 * i960.h (I_HX, I_HX2): Define. 
start-sanitize-i960xl
	(I_XL): Remove.  The HX supports all XL instructions.
	end-sanitize-i960xl
	(i960_opcodes): Add HX instructions.
 1996-02-05 23:37:25 +00:00
Ken Raeburn
e185ddefd3 * i386.h: Fix waiting forms of finit, fstenv, fsave, fstsw, fstcw, and fclex. 1996-01-29 17:45:18 +00:00
David Edelsohn
2d422c4234 (ARCHITECTURES_CONFLICT_P): Add ChangeLog entry for v9a addition and fix typo 
in macro.
 1996-01-22 16:41:31 +00:00
David Edelsohn
224721792f * sparc.h (enum sparc_architecture): Add v9a. 1996-01-22 16:25:54 +00:00
Michael Meissner
3389dfdcc0 Pentium Pro changes from John Hassey 1996-01-04 18:37:42 +00:00
Jeff Law
5a71a0f7e8 * hppa.h: Add lci and syncdma instructions. 
From the PA1.1 third edition manual.
 1995-10-24 16:50:16 +00:00
Jackie Smith Cashion
7cbe28b655 mips.h: Added INSN_4100 flag to mark NEC VR4100 specific instructions. 1995-10-23 11:11:20 +00:00
Ken Raeburn
cd22144a90 pentium updates 1995-10-06 01:43:38 +00:00
Ian Lance Taylor
9b86fa21c3 * m68k.h: Move tables into opcodes/m68k-opc.c, leaving just the 
declarations.  Remove F_ALIAS and flag field of struct
	m68k_opcode.  Change arch field of struct m68k_opcode to unsigned
	int.  Make name and args fields of struct m68k_opcode const.
 1995-08-02 22:37:40 +00:00
David Edelsohn
97eab8a17c * sparc.h (F_NOTV9): Define. 1995-08-02 15:18:52 +00:00
David Edelsohn
4ad003d1d7 * arc.h (arc_get_opcode_mach): Define prototype. 1995-04-07 03:38:05 +00:00
Ken Raeburn
20275e0c51 Separated out opcode aliases from m68k opcode table, to reduce table size and 
processing time.  Aliases are now a separate table.

* m68k.h (enum m68k_architecture): Deleted.
(struct m68k_opcode_alias): New type.
(m68k_opcodes): Now const.  Deleted opcode aliases with exactly matching
constraints, values and flags.  As a side effect of this, the
MOTOROLA_SYNTAX_ONLY and MIT_SYNTAX_ONLY macros, which so far as I know were
never used, now may need re-examining.
(numopcodes): Now const.
(m68k_opcode_aliases, numaliases): New variables.
(endop): Deleted.
[DONT_DEFINE_TABLE]: Declare numopcodes, numaliases, and m68k_opcode_aliases;
update declaration of m68k_opcodes.
 1995-03-08 08:20:11 +00:00
David Edelsohn
b543117eea * arc.h (ARC_MACH_BIG): Define. 
(ARC_MACH_MASK): Update.
	(ARC_MACH_CPU_MASK): Define.
	(ARC_OPCODE_CPU, ARC_OPVAL_CPU, ARC_HAVE_CPU): Likewise.
 1995-03-08 05:06:02 +00:00
Jeff Law
5476a7ac1c * hppa.h (delay_type): Delete unused enumeration. 
(pa_opcode): Replace unused delayed field with an architecture
	field.
	(pa_opcodes): Mark each instruction as either PA1.0 or PA1.1.
 1995-03-06 17:04:18 +00:00
Ian Lance Taylor
49f245127b * mips.h (INSN_ISA4): Define. 1995-03-03 21:13:37 +00:00
Jeff Law
292210add5 * hppa.h (fstwx): Fix single-bit error. 1995-02-24 00:34:19 +00:00
Ian Lance Taylor
882d9d1a2f * mips.h (M_ULD, M_ULD_A, M_USD, M_USD_A): Define. 1995-02-15 17:20:35 +00:00
David Edelsohn
53c73f8d0e * arc.h (ARC_OPERAND_LIMM): New flag. 1995-02-13 19:07:55 +00:00
David Edelsohn
32a0dad5b4 * arc.h (ARC_MACH_{BASE,HOST,GRAPHICS,AUDIO}): Define. 
(ARC_MACH_MASK, ARC_OPCODE_MACH, ARC_OPVAL_MACH): Define.
	(ARC_HAVE_MULT_SHIFT): Delete.
	(ARC_HAVE_MACH): Define.
	(struct arc_opcode): New field `flags'.
	(struct arc_operand_value): Ditto.
	(arc_opcode_supported): New function.
	(arc_opval_supported): Ditto.
 1995-02-10 03:02:09 +00:00
J.T. Conklin
38713e1885 * i386.h: added cpuid instruction , and dr[0-7] aliases for the 
debug registers.  From Charles Hannum (mycroft@netbsd.org).
 1995-02-06 19:00:40 +00:00
Ken Raeburn
a43022bd72 i386 16-bit mode support from bryan ford 1995-02-06 08:38:27 +00:00
Ian Lance Taylor
ea77c26aef * mips.h (INSN_ISA, INSN_4650): Define. 1995-01-17 15:56:00 +00:00
Ian Lance Taylor
57ec4ed5dc * mips.h (INSN_STORE_MEMORY): Define. 
PR 5433.
 1994-09-06 15:39:52 +00:00
Ken Raeburn
c5b34aeeda i960xl opcode table changes (sanitized) 1994-07-26 23:06:41 +00:00
Ken Raeburn
903f5bc3a0 iSun Jul 10 11:01:09 1994 Ian Dall (dall@hfrd.dsto.gov.au) 
* ns32k.h: Drop Q operand type as there is no correct use
	for it. Add I and Z operand types which allow better checking.
 1994-07-13 21:45:25 +00:00
Ken Raeburn
c84291b43c m68060 changes 1994-06-02 16:23:55 +00:00
Steve Chamberlain
2578b9a323 * h8300.h (dec, inc): Get encoding right. 1994-04-27 18:30:33 +00:00
Ken Raeburn
77400de38e * i386.h (IS_JUMP_ON_ECX_ZERO, "jcxz" pattern): Operand size prefix is 0x66, 
not 0x67.  Patch from H.J. Lu (hlu@nynexst.com).
 1994-04-01 00:35:34 +00:00
Ken Raeburn
d29f9b767e * i386.h: Reverse last change. It'll be handled in gas instead. 1994-03-04 00:37:56 +00:00
Torbjorn Granlund
868b8e638b hppa.h: Fix typo in fstws arg string. 1994-02-17 20:31:08 +00:00
Jeff Law
2f0440121a * hppa.h (addb): Use '@' for addb and addib pseudo ops. 
(so we can determine valid completers for both addb and addb[tf].)
 1994-02-05 19:53:05 +00:00
Jeff Law
881405be61 * hppa.h (xmpyu): No floating point format specifier for the 
xmpyu instruction.
 1994-02-05 07:44:34 +00:00
Ian Lance Taylor
3f0c3fdc12 * ppc.h (PPC_OPERAND_NEXT): Define. 
(PPC_OPERAND_NEGATIVE): Change value to make room for above.
	(struct powerpc_macro): Define.
	(powerpc_macros, powerpc_num_macros): Declare.
 1994-02-05 04:38:05 +00:00
Ian Lance Taylor
a8146de44f * ppc.h: New file. Header file for PowerPC opcode table. 1994-01-22 00:15:29 +00:00
Jeff Law
7a68f30a32 * hppa.h: More minor template fixes for sfu and copr (to allow 
for easier disassembly).
 1994-01-18 04:16:35 +00:00
Jeff Law
43983d3c15 In the right ChangeLog now: 
* hppa.h: Fix templates for all the sfu and copr instructions.
 1994-01-17 08:15:03 +00:00
Ian Lance Taylor
2dbe3409d7 * mips.h: (M_J_A): Added. 
(M_LA): Removed.
 1993-11-17 22:22:07 +00:00
Jeff Law
79f7e58c29 * hppa.h: Immediate field in probei instructions is unsigned, 
not low-sign extended.
 1993-11-07 08:31:22 +00:00