(REG_D0, REG_A0, REG_SP): Define. * simops.c: Implement "add", "addc" and a few other random instructions. Starting to simulate instructions for the mn10300. Executes some of the crt0 code now!
(crude) hashing works, along with dispatch to the OP_* functions.
* gencode.c, interp.c, mn10300_sim.h, simops.c: New files. Skeleton mn10300 simulator