2008-12-15 Joel Sherrill <joel.sherrill@oarcorp.com>
* ppc-instructions, ppc-spr-table: Add ability to read tbrl and tbru special registers.
This commit is contained in:
parent
7df76b802e
commit
e3b96e32ca
3 changed files with 15 additions and 0 deletions
|
@ -1,3 +1,8 @@
|
|||
2008-12-15 Joel Sherrill <joel.sherrill@oarcorp.com>
|
||||
|
||||
* ppc-instructions, ppc-spr-table: Add ability
|
||||
to read tbrl and tbru special registers.
|
||||
|
||||
2008-11-18 Joel Sherrill <joel.sherrill@oarcorp.com>
|
||||
|
||||
* configure: Regenerated.
|
||||
|
|
|
@ -3402,6 +3402,14 @@ void::function::invalid_zero_divide_operation:cpu *processor, unsigned_word cia,
|
|||
case spr_dec:
|
||||
*rT = cpu_get_decrementer(processor);
|
||||
break;
|
||||
case spr_tbrl:
|
||||
if (is_64bit_implementation) *rT = TB;
|
||||
else *rT = EXTRACTED64(TB, 32, 63);
|
||||
break;
|
||||
case spr_tbru:
|
||||
if (is_64bit_implementation) *rT = EXTRACTED64(TB, 0, 31);
|
||||
else *rT = EXTRACTED64(TB, 0, 31);
|
||||
break;
|
||||
case spr_tbu:
|
||||
case spr_tbl:
|
||||
/* NOTE - these SPR's are not readable. Use mftb[ul] */
|
||||
|
|
|
@ -32,6 +32,8 @@ SDR1:25:0:0
|
|||
SRR0:26:0:0
|
||||
SRR1:27:0:0
|
||||
VRSAVE:256:0:0
|
||||
TBRL:268:0:0
|
||||
TBRU:269:0:0
|
||||
SPRG0:272:0:0
|
||||
SPRG1:273:0:0
|
||||
SPRG2:274:0:0
|
||||
|
|
Loading…
Reference in a new issue