sim: bfin: always do 16bit sign extension with the SEARCH insn
The Blackfin PRM does not cover this case, but the hardware is clear: even if the search criteria is not met (and thus a new 16bit value is loaded up into the accumulator), the accumulator undergoes 16bit sign extension. So simply reload the low signed 16bits in that case. Signed-off-by: Robin Getz <robin.getz@analog.com> Signed-off-by: Mike Frysinger <vapier@gentoo.org>
This commit is contained in:
parent
beb378a5f2
commit
de0addfbef
2 changed files with 10 additions and 0 deletions
|
@ -1,3 +1,8 @@
|
|||
2011-03-23 Robin Getz <robin.getz@analog.com>
|
||||
|
||||
* bfin-sim.c (decode_dsp32alu_0): Set A1 to a1_lo when up_hi is false,
|
||||
and set A0 to a0_lo when up_lo is false.
|
||||
|
||||
2011-03-23 Robin Getz <robin.getz@analog.com>
|
||||
|
||||
* bfin-sim.c (decode_dsp32alu_0): Call saturate_s40_astat instead of
|
||||
|
|
|
@ -5041,11 +5041,16 @@ decode_dsp32alu_0 (SIM_CPU *cpu, bu16 iw0, bu16 iw1)
|
|||
SET_AREG (1, src_hi);
|
||||
SET_DREG (dst1, PREG (0));
|
||||
}
|
||||
else
|
||||
SET_AREG (1, a1_lo);
|
||||
|
||||
if (up_lo)
|
||||
{
|
||||
SET_AREG (0, src_lo);
|
||||
SET_DREG (dst0, PREG (0));
|
||||
}
|
||||
else
|
||||
SET_AREG (0, a0_lo);
|
||||
}
|
||||
else
|
||||
illegal_instruction (cpu);
|
||||
|
|
Loading…
Reference in a new issue