Fixes for assembling with an ARM targeted version of GAS

This commit is contained in:
Nick Clifton 2004-05-18 16:18:56 +00:00
parent 80b200a1a3
commit c9c33288af
4 changed files with 17 additions and 8 deletions

View file

@ -1,3 +1,12 @@
2004-05-18 Nick Clifton <nickc@redhat.com>
* ld-elf/frame.s: Replace @ with % so that the file can be
compiled by an ARM targeted GAS.
* ld-elf/table.s: Likewise.
* ld-elf/tbss.s: Likewise. Also replace .align <foo> with
.p2align (log2 <foo>) to cope with the fact that the ARM .align
directive takes a power-of-two argument.
2004-05-17 H.J. Lu <hongjiu.lu@intel.com> 2004-05-17 H.J. Lu <hongjiu.lu@intel.com>
* ld-elf/frame.exp: New file. Test read-only .eh_frame and * ld-elf/frame.exp: New file. Test read-only .eh_frame and

View file

@ -1,2 +1,2 @@
.section .eh_frame,"a",@progbits .section .eh_frame,"a",%progbits
.4byte 0 .4byte 0

View file

@ -1 +1 @@
.section .gcc_except_table,"a",@progbits .section .gcc_except_table,"a",%progbits

View file

@ -1,15 +1,15 @@
.file "x.c" .file "x.c"
.globl bss .globl bss
.section .bss,"aw",@nobits .section .bss,"aw",%nobits
.align 4096 .p2align 12
.type bss,@object .type bss,%object
.size bss,4096 .size bss,4096
bss: bss:
.zero 4096 .zero 4096
.globl tbss .globl tbss
.section .tbss,"awT",@nobits .section .tbss,"awT",%nobits
.align 4096 .p2align 12
.type tbss,@object .type tbss,%object
.size tbss,4096 .size tbss,4096
tbss: tbss:
.zero 4096 .zero 4096