Test US bit of v850eq.
Loop program for testing interrupt delivery.
This commit is contained in:
parent
a72f8fb439
commit
8bd89725a7
3 changed files with 65 additions and 0 deletions
|
@ -89,6 +89,7 @@ TESTS= \
|
|||
t-ctret.ok \
|
||||
t-hsw.ok \
|
||||
t-ldsr.ok \
|
||||
t-sld.ok \
|
||||
t-sxb.ok \
|
||||
t-sxh.ok \
|
||||
t-zxb.ok \
|
||||
|
|
7
sim/testsuite/v850eq-elf/loop.s
Normal file
7
sim/testsuite/v850eq-elf/loop.s
Normal file
|
@ -0,0 +1,7 @@
|
|||
.include "t-macros.i"
|
||||
|
||||
start
|
||||
|
||||
loop: br loop
|
||||
|
||||
exit0
|
57
sim/testsuite/v850eq-elf/t-sld.s
Normal file
57
sim/testsuite/v850eq-elf/t-sld.s
Normal file
|
@ -0,0 +1,57 @@
|
|||
.include "t-macros.i"
|
||||
|
||||
start
|
||||
|
||||
# ensure that the US bit is clear
|
||||
load r2 0xff
|
||||
stsr psw, r3
|
||||
and r2, r3
|
||||
ldsr r3, psw
|
||||
|
||||
# put something into EP
|
||||
load ep ep_base
|
||||
|
||||
test_sldb1:
|
||||
sld.b 0[ep], r4
|
||||
check1 r4 0xffffff80
|
||||
|
||||
test_sldbu1:
|
||||
sld.bu 0[ep], r4
|
||||
check1 r4, 0x80
|
||||
|
||||
test_sldh1:
|
||||
sld.h 0[ep], r4
|
||||
check1 r4 0xffff8080
|
||||
|
||||
test_sldhu1:
|
||||
sld.hu 0[ep], r4
|
||||
check1 r4, 0x8080
|
||||
|
||||
|
||||
# Now set the US bit
|
||||
load r2 0x100
|
||||
stsr psw, r3
|
||||
or r2, r3
|
||||
ldsr r3, psw
|
||||
|
||||
|
||||
test_sldb2:
|
||||
sld.b 0[ep], r4
|
||||
check1 r4, 0x80
|
||||
|
||||
test_sldbu2:
|
||||
sld.bu 0[ep], r4
|
||||
check1 r4 0xffffff80
|
||||
|
||||
test_sldh2:
|
||||
sld.h 0[ep], r4
|
||||
check1 r4, 0x8080
|
||||
|
||||
test_sldhu2:
|
||||
sld.hu 0[ep], r4
|
||||
check1 r4 0xffff8080
|
||||
|
||||
exit0
|
||||
|
||||
ep_base:
|
||||
.short 0x8080
|
Loading…
Reference in a new issue