O_JSR): Do not allow VECIND addressing for non-SX processors.
This commit is contained in:
parent
d003868ea7
commit
45d313cd66
2 changed files with 7 additions and 1 deletions
|
@ -1,3 +1,9 @@
|
|||
2004-08-13 Nick Clifton <nickc@redhat.com>
|
||||
|
||||
PR/301
|
||||
* h8300.h (O_JSR): Do not allow VECIND addressing for non-SX
|
||||
processors.
|
||||
|
||||
2004-08-30 Michal Ludvig <mludvig@suse.cz>
|
||||
|
||||
* i386.h (i386_optab): Added montmul/xsha1/xsha256 insns.
|
||||
|
|
|
@ -1418,7 +1418,7 @@ struct h8_opcode h8_opcodes[] =
|
|||
{O (O_JSR, SN), AV_H8SX, 0, "jsr", {{ABSJMP | L_32, E}}, {{0x5, 0xD, 0x0, 0x8, ABSJMP | L_32, DATA7, E}}},
|
||||
|
||||
{O (O_JSR, SN), AV_H8, 8, "jsr", {{MEMIND, E}}, {{0x5, 0xF, SRC | MEMIND, DATA, E}}},
|
||||
{O (O_JSR, SN), AV_H8, 8, "jsr", {{VECIND, E}}, {{0x5, 0xD, SRC | VECIND, DATA, E}}},
|
||||
{O (O_JSR, SN), AV_H8SX, 8, "jsr", {{VECIND, E}}, {{0x5, 0xD, SRC | VECIND, DATA, E}}},
|
||||
|
||||
{O (O_LDC, SB), AV_H8, 2, "ldc", {{IMM8, CCR | DST, E}}, {{ 0x0, 0x7, IMM8LIST, E}}},
|
||||
{O (O_LDC, SB), AV_H8S, 2, "ldc", {{IMM8, EXR | DST, E}}, {{0x0, 0x1, 0x4, EXR | DST, 0x0, 0x7, IMM8LIST, E}}},
|
||||
|
|
Loading…
Reference in a new issue