1999-04-16 01:35:26 +00:00
|
|
|
/* mips target configuration file. */
|
|
|
|
|
|
|
|
|
|
/* See sim-hload.c. We properly handle LMA. */
|
|
|
|
|
#ifdef TARGET_TX3904
|
|
|
|
|
#define SIM_HANDLES_LMA 1
|
1999-07-12 11:15:22 +00:00
|
|
|
#else
|
|
|
|
|
#define SIM_HANDLES_LMA 0
|
1999-04-16 01:35:26 +00:00
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/* Define this if the simulator uses an instruction cache.
|
|
|
|
|
See the h8/300 simulator for an example.
|
|
|
|
|
This enables the `-c size' option to set the size of the cache.
|
|
|
|
|
The target is required to provide sim_set_simcache_size. */
|
|
|
|
|
/* #define SIM_HAVE_SIMCACHE */
|
|
|
|
|
|
2005-07-08 18:42:15 +00:00
|
|
|
/* MIPS uses an unusual format for floating point quiet NaNs. */
|
|
|
|
|
#define SIM_QUIET_NAN_NEGATED
|
