414 lines
9.9 KiB
C
414 lines
9.9 KiB
C
|
/* This file is part of the program psim.
|
||
|
|
|
||
|
|
Copyright (C) 1994-1995, Andrew Cagney <cagney@highland.com.au>
|
||
|
|
|
||
|
|
This program is free software; you can redistribute it and/or modify
|
||
|
|
it under the terms of the GNU General Public License as published by
|
||
|
|
the Free Software Foundation; either version 2 of the License, or
|
||
|
|
(at your option) any later version.
|
||
|
|
|
||
|
|
This program is distributed in the hope that it will be useful,
|
||
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
|
GNU General Public License for more details.
|
||
|
|
|
||
|
|
You should have received a copy of the GNU General Public License
|
||
|
|
along with this program; if not, write to the Free Software
|
||
|
|
Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
|
||
|
|
|
||
|
|
*/
|
||
|
|
|
||
|
|
|
||
|
|
#ifndef _INTERRUPTS_C_
|
||
|
|
#define _INTERRUPTS_C_
|
||
|
|
|
||
|
|
#ifndef STATIC_INLINE_INTERRUPTS
|
||
|
|
#define STATIC_INLINE_INTERRUPTS STATIC_INLINE
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#include <signal.h>
|
||
|
|
|
||
|
|
#include "cpu.h"
|
||
|
|
#include "idecode.h"
|
||
|
|
#include "os_emul.h"
|
||
|
|
|
||
|
|
|
||
|
|
/* Operating environment support code
|
||
|
|
|
||
|
|
Unlike the VEA, the OEA must fully model the effect an interrupt
|
||
|
|
has on the processors state.
|
||
|
|
|
||
|
|
Each function below return updated values for registers effected by
|
||
|
|
interrupts */
|
||
|
|
|
||
|
|
|
||
|
|
STATIC_INLINE_INTERRUPTS msreg
|
||
|
|
interrupt_msr(msreg old_msr,
|
||
|
|
msreg msr_clear,
|
||
|
|
msreg msr_set)
|
||
|
|
{
|
||
|
|
msreg msr_set_to_0 = (msr_branch_trace_enable
|
||
|
|
| msr_data_relocate
|
||
|
|
| msr_external_interrupt_enable
|
||
|
|
| msr_floating_point_exception_mode_0
|
||
|
|
| msr_floating_point_exception_mode_1
|
||
|
|
| msr_floating_point_available
|
||
|
|
| msr_instruction_relocate
|
||
|
|
| msr_power_management_enable
|
||
|
|
| msr_problem_state
|
||
|
|
| msr_recoverable_interrupt
|
||
|
|
| msr_single_step_trace_enable);
|
||
|
|
/* remember, in 32bit mode msr_64bit_mode is zero */
|
||
|
|
msreg new_msr = ((((old_msr & ~msr_set_to_0)
|
||
|
|
| msr_64bit_mode)
|
||
|
|
& ~msr_clear)
|
||
|
|
| msr_set);
|
||
|
|
return new_msr;
|
||
|
|
}
|
||
|
|
|
||
|
|
|
||
|
|
STATIC_INLINE_INTERRUPTS msreg
|
||
|
|
interrupt_srr1(msreg old_msr,
|
||
|
|
msreg srr1_clear,
|
||
|
|
msreg srr1_set)
|
||
|
|
{
|
||
|
|
spreg srr1_mask = (MASK(0,32)
|
||
|
|
| MASK(37, 41)
|
||
|
|
| MASK(48, 63));
|
||
|
|
spreg srr1 = (old_msr & srr1_mask & ~srr1_clear) | srr1_set;
|
||
|
|
return srr1;
|
||
|
|
}
|
||
|
|
|
||
|
|
|
||
|
|
STATIC_INLINE_INTERRUPTS unsigned_word
|
||
|
|
interrupt_base_ea(msreg msr)
|
||
|
|
{
|
||
|
|
if (msr & msr_interrupt_prefix)
|
||
|
|
return MASK(0, 43);
|
||
|
|
else
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
|
||
|
|
/* finish off an interrupt for the OEA model, updating all registers
|
||
|
|
and forcing a restart of the processor */
|
||
|
|
|
||
|
|
STATIC_INLINE_INTERRUPTS unsigned_word
|
||
|
|
perform_oea_interrupt(cpu *processor,
|
||
|
|
unsigned_word cia,
|
||
|
|
unsigned_word vector_offset,
|
||
|
|
msreg msr_clear,
|
||
|
|
msreg msr_set,
|
||
|
|
msreg srr1_clear,
|
||
|
|
msreg srr1_set)
|
||
|
|
{
|
||
|
|
msreg old_msr = MSR;
|
||
|
|
msreg new_msr = interrupt_msr(old_msr, msr_clear, msr_set);
|
||
|
|
unsigned_word nia;
|
||
|
|
if (!(old_msr & msr_recoverable_interrupt))
|
||
|
|
error("perform_oea_interrupt() recoverable_interrupt bit clear, cia=0x%x, msr=0x%x\n",
|
||
|
|
cia, old_msr);
|
||
|
|
SRR0 = (spreg)(cia);
|
||
|
|
SRR1 = interrupt_srr1(old_msr, srr1_clear, srr1_set);
|
||
|
|
MSR = new_msr;
|
||
|
|
nia = interrupt_base_ea(new_msr) + vector_offset;
|
||
|
|
cpu_synchronize_context(processor);
|
||
|
|
return nia;
|
||
|
|
}
|
||
|
|
|
||
|
|
|
||
|
|
INLINE_INTERRUPTS void machine_check_interrupt
|
||
|
|
(cpu *processor,
|
||
|
|
unsigned_word cia)
|
||
|
|
{
|
||
|
|
switch (CURRENT_ENVIRONMENT) {
|
||
|
|
|
||
|
|
case USER_ENVIRONMENT:
|
||
|
|
case VIRTUAL_ENVIRONMENT:
|
||
|
|
error("%s - cia=0x%x\n",
|
||
|
|
"machine_check_interrupt", cia);
|
||
|
|
|
||
|
|
case OPERATING_ENVIRONMENT:
|
||
|
|
cia = perform_oea_interrupt(processor, cia, 0x00200, 0, 0, 0, 0);
|
||
|
|
cpu_restart(processor, cia);
|
||
|
|
|
||
|
|
default:
|
||
|
|
error("machine_check_interrupt() - internal error\n");
|
||
|
|
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
|
||
|
|
INLINE_INTERRUPTS void
|
||
|
|
data_storage_interrupt(cpu *processor,
|
||
|
|
unsigned_word cia,
|
||
|
|
unsigned_word ea,
|
||
|
|
storage_interrupt_reasons reason,
|
||
|
|
int is_store)
|
||
|
|
{
|
||
|
|
switch (CURRENT_ENVIRONMENT) {
|
||
|
|
|
||
|
|
case USER_ENVIRONMENT:
|
||
|
|
case VIRTUAL_ENVIRONMENT:
|
||
|
|
error("data_storage_interrupt() should not be called in VEA mode\n");
|
||
|
|
|
||
|
|
case OPERATING_ENVIRONMENT:
|
||
|
|
{
|
||
|
|
spreg direction = (is_store ? dsisr_store_operation : 0);
|
||
|
|
switch (reason) {
|
||
|
|
case direct_store_storage_interrupt:
|
||
|
|
DSISR = dsisr_direct_store_error_exception | direction;
|
||
|
|
break;
|
||
|
|
case hash_table_miss_storage_interrupt:
|
||
|
|
DSISR = dsisr_hash_table_or_dbat_miss | direction;
|
||
|
|
break;
|
||
|
|
case protection_violation_storage_interrupt:
|
||
|
|
DSISR = dsisr_protection_violation | direction;
|
||
|
|
break;
|
||
|
|
case earwax_violation_storage_interrupt:
|
||
|
|
DSISR = dsisr_earwax_violation | direction;
|
||
|
|
break;
|
||
|
|
case segment_table_miss_storage_interrupt:
|
||
|
|
DSISR = dsisr_segment_table_miss | direction;
|
||
|
|
break;
|
||
|
|
case earwax_disabled_storage_interrupt:
|
||
|
|
DSISR = dsisr_earwax_disabled | direction;
|
||
|
|
break;
|
||
|
|
default:
|
||
|
|
error("data_storage_interrupt: unknown reason %d\n", reason);
|
||
|
|
break;
|
||
|
|
}
|
||
|
|
DAR = (spreg)ea;
|
||
|
|
cia = perform_oea_interrupt(processor, cia, 0x00300, 0, 0, 0, 0);
|
||
|
|
cpu_restart(processor, cia);
|
||
|
|
}
|
||
|
|
|
||
|
|
default:
|
||
|
|
error("data_storage_interrupt() - internal error\n");
|
||
|
|
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
|
||
|
|
INLINE_INTERRUPTS void
|
||
|
|
instruction_storage_interrupt(cpu *processor,
|
||
|
|
unsigned_word cia,
|
||
|
|
storage_interrupt_reasons reason)
|
||
|
|
{
|
||
|
|
switch (CURRENT_ENVIRONMENT) {
|
||
|
|
|
||
|
|
case USER_ENVIRONMENT:
|
||
|
|
case VIRTUAL_ENVIRONMENT:
|
||
|
|
error("instruction_storage_interrupt - cia=0x%x - not implemented\n",
|
||
|
|
cia);
|
||
|
|
|
||
|
|
case OPERATING_ENVIRONMENT:
|
||
|
|
{
|
||
|
|
unsigned_word nia;
|
||
|
|
msreg srr1_set;
|
||
|
|
switch(reason) {
|
||
|
|
case hash_table_miss_storage_interrupt:
|
||
|
|
srr1_set = srr1_hash_table_or_ibat_miss;
|
||
|
|
break;
|
||
|
|
case direct_store_storage_interrupt:
|
||
|
|
srr1_set = srr1_direct_store_error_exception;
|
||
|
|
break;
|
||
|
|
case protection_violation_storage_interrupt:
|
||
|
|
srr1_set = srr1_protection_violation;
|
||
|
|
break;
|
||
|
|
case segment_table_miss_storage_interrupt:
|
||
|
|
srr1_set = srr1_segment_table_miss;
|
||
|
|
break;
|
||
|
|
default:
|
||
|
|
srr1_set = 0;
|
||
|
|
error("instruction_storage_interrupt: unknown reason %d\n", reason);
|
||
|
|
break;
|
||
|
|
}
|
||
|
|
cia = perform_oea_interrupt(processor, cia, 0x00400, 0, 0, 0, srr1_set);
|
||
|
|
cpu_restart(processor, cia);
|
||
|
|
}
|
||
|
|
|
||
|
|
default:
|
||
|
|
error("instruction_storage_interrupt() - internal error\n");
|
||
|
|
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
INLINE_INTERRUPTS void alignment_interrupt
|
||
|
|
(cpu *processor,
|
||
|
|
unsigned_word cia,
|
||
|
|
unsigned_word ra)
|
||
|
|
{
|
||
|
|
switch (CURRENT_ENVIRONMENT) {
|
||
|
|
|
||
|
|
case USER_ENVIRONMENT:
|
||
|
|
case VIRTUAL_ENVIRONMENT:
|
||
|
|
error("%s - cia=0x%x, ra=0x%x\n",
|
||
|
|
"alignment_interrupt", cia, ra);
|
||
|
|
|
||
|
|
case OPERATING_ENVIRONMENT:
|
||
|
|
DAR = (spreg)ra;
|
||
|
|
DSISR = 0; /* FIXME */
|
||
|
|
cia = perform_oea_interrupt(processor, cia, 0x00600, 0, 0, 0, 0);
|
||
|
|
cpu_restart(processor, cia);
|
||
|
|
|
||
|
|
default:
|
||
|
|
error("alignment_interrupt() - internal error\n");
|
||
|
|
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
INLINE_INTERRUPTS void
|
||
|
|
program_interrupt(cpu *processor,
|
||
|
|
unsigned_word cia,
|
||
|
|
program_interrupt_reasons reason)
|
||
|
|
{
|
||
|
|
switch (CURRENT_ENVIRONMENT) {
|
||
|
|
|
||
|
|
case USER_ENVIRONMENT:
|
||
|
|
case VIRTUAL_ENVIRONMENT:
|
||
|
|
switch (reason) {
|
||
|
|
default:
|
||
|
|
error("%s - cia=0x%x, reason=%d - not implemented\n",
|
||
|
|
"program_interrupt", cia, reason);
|
||
|
|
}
|
||
|
|
|
||
|
|
case OPERATING_ENVIRONMENT:
|
||
|
|
{
|
||
|
|
msreg srr1_set;
|
||
|
|
switch (reason) {
|
||
|
|
case illegal_instruction_program_interrupt:
|
||
|
|
srr1_set = srr1_illegal_instruction;
|
||
|
|
break;
|
||
|
|
case privileged_instruction_program_interrupt:
|
||
|
|
srr1_set = srr1_priviliged_instruction;
|
||
|
|
break;
|
||
|
|
case trap_program_interrupt:
|
||
|
|
srr1_set = srr1_trap;
|
||
|
|
break;
|
||
|
|
default:
|
||
|
|
srr1_set = 0;
|
||
|
|
error("program_interrupt - cia=0x%x, reason=%d(%s) - not implemented\n",
|
||
|
|
cia, reason);
|
||
|
|
}
|
||
|
|
cia = perform_oea_interrupt(processor, cia, 0x00700, 0, 0, 0, srr1_set);
|
||
|
|
cpu_restart(processor, cia);
|
||
|
|
}
|
||
|
|
|
||
|
|
default:
|
||
|
|
error("program_interrupt() - internal error\n");
|
||
|
|
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
|
||
|
|
INLINE_INTERRUPTS void
|
||
|
|
floating_point_unavailable_interrupt(cpu *processor,
|
||
|
|
unsigned_word cia)
|
||
|
|
{
|
||
|
|
switch (CURRENT_ENVIRONMENT) {
|
||
|
|
|
||
|
|
case USER_ENVIRONMENT:
|
||
|
|
case VIRTUAL_ENVIRONMENT:
|
||
|
|
error("%s - cia=0x%x - not implemented\n",
|
||
|
|
"floating_point_unavailable_interrupt", cia);
|
||
|
|
|
||
|
|
case OPERATING_ENVIRONMENT:
|
||
|
|
cia = perform_oea_interrupt(processor, cia, 0x00800, 0, 0, 0, 0);
|
||
|
|
cpu_restart(processor, cia);
|
||
|
|
|
||
|
|
default:
|
||
|
|
error("floating_point_unavailable_interrupt() - internal error\n");
|
||
|
|
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
|
||
|
|
INLINE_INTERRUPTS void
|
||
|
|
system_call_interrupt(cpu *processor,
|
||
|
|
unsigned_word cia)
|
||
|
|
{
|
||
|
|
switch (CURRENT_ENVIRONMENT) {
|
||
|
|
|
||
|
|
case USER_ENVIRONMENT:
|
||
|
|
case VIRTUAL_ENVIRONMENT:
|
||
|
|
os_emul_call(processor, cia);
|
||
|
|
cpu_restart(processor, cia+4);
|
||
|
|
|
||
|
|
case OPERATING_ENVIRONMENT:
|
||
|
|
cia = perform_oea_interrupt(processor, cia+4, 0x00c00, 0, 0, 0, 0);
|
||
|
|
cpu_restart(processor, cia);
|
||
|
|
|
||
|
|
default:
|
||
|
|
error("system_call_interrupt() - internal error\n");
|
||
|
|
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
INLINE_INTERRUPTS void
|
||
|
|
trace_interrupt(cpu *processor,
|
||
|
|
unsigned_word cia);
|
||
|
|
|
||
|
|
INLINE_INTERRUPTS void
|
||
|
|
floating_point_assist_interrupt(cpu *processor,
|
||
|
|
unsigned_word cia)
|
||
|
|
{
|
||
|
|
switch (CURRENT_ENVIRONMENT) {
|
||
|
|
|
||
|
|
case USER_ENVIRONMENT:
|
||
|
|
case VIRTUAL_ENVIRONMENT:
|
||
|
|
error("%s - cia=0x%x - not implemented\n",
|
||
|
|
"floating_point_assist_interrupt", cia);
|
||
|
|
|
||
|
|
case OPERATING_ENVIRONMENT:
|
||
|
|
cia = perform_oea_interrupt(processor, cia, 0x00e00, 0, 0, 0, 0);
|
||
|
|
cpu_restart(processor, cia);
|
||
|
|
|
||
|
|
default:
|
||
|
|
error("floating_point_assist_interrupt() - internal error\n");
|
||
|
|
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
/* handle an externally generated event */
|
||
|
|
|
||
|
|
INLINE_INTERRUPTS int
|
||
|
|
decrementer_interrupt(cpu *processor)
|
||
|
|
{
|
||
|
|
if (cpu_registers(processor)->msr & msr_external_interrupt_enable) {
|
||
|
|
unsigned_word cia = cpu_get_program_counter(processor);
|
||
|
|
unsigned_word nia = perform_oea_interrupt(processor,
|
||
|
|
cia, 0x00900, 0, 0, 0, 0);
|
||
|
|
cpu_set_program_counter(processor, nia);
|
||
|
|
return 1;
|
||
|
|
}
|
||
|
|
else {
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
INLINE_INTERRUPTS int
|
||
|
|
external_interrupt(cpu *processor)
|
||
|
|
{
|
||
|
|
if (cpu_registers(processor)->msr & msr_external_interrupt_enable) {
|
||
|
|
unsigned_word cia = cpu_get_program_counter(processor);
|
||
|
|
unsigned_word nia = perform_oea_interrupt(processor,
|
||
|
|
cia, 0x00500, 0, 0, 0, 0);
|
||
|
|
cpu_set_program_counter(processor, nia);
|
||
|
|
return 1;
|
||
|
|
}
|
||
|
|
else {
|
||
|
|
return 0; /* not delivered */
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
|
||
|
|
#endif /* _INTERRUPTS_C_ */
|