2006-03-26 01:12:07 +00:00
|
|
|
|
2006-03-25 Bernd Schmidt <bernd.schmidt@analog.com>
|
|
|
|
|
|
|
|
|
|
|
|
* config/bfin-defs.h (Expr_Node_Type enum): Add Expr_Node_GOT_Reloc.
|
|
|
|
|
|
* config/bfin-lex.l: Recognize GOT17M4 and FUNCDESC_GOT17M4.
|
|
|
|
|
|
* config/bfin-parse.y: Include "libbfd.h", "elf/common.h" and
|
|
|
|
|
|
"elf/bfin.h".
|
|
|
|
|
|
(GOT17M4, FUNCDESC_GOT17M4): New tokens of type <value>.
|
|
|
|
|
|
(any_gotrel): New rule.
|
|
|
|
|
|
(got): Use it, and create Expr_Node_GOT_Reloc nodes.
|
|
|
|
|
|
* config/tc-bfin.c: Include "libbfd.h", "elf/common.h" and
|
|
|
|
|
|
"elf/bfin.h".
|
|
|
|
|
|
(DEFAULT_FLAGS, bfin_flags, bfin_pic_flag): New.
|
|
|
|
|
|
(bfin_pic_ptr): New function.
|
|
|
|
|
|
(md_pseudo_table): Add it for ".picptr".
|
|
|
|
|
|
(OPTION_FDPIC): New macro.
|
|
|
|
|
|
(md_longopts): Add -mfdpic.
|
|
|
|
|
|
(md_parse_option): Handle it.
|
|
|
|
|
|
(md_begin): Set BFD flags.
|
|
|
|
|
|
(md_apply_fix3, bfin_fix_adjustable): Handle new relocs.
|
|
|
|
|
|
(bfin_gen_ldstidxi): Adjust to match the trees that the parser gives
|
|
|
|
|
|
us for GOT relocs.
|
|
|
|
|
|
* Makefile.am (bfin-parse.o): Update dependencies.
|
|
|
|
|
|
(DEPTC_bfin_elf): Likewise.
|
|
|
|
|
|
* Makefile.in: Regenerate.
|
|
|
|
|
|
|
2006-03-25 10:24:27 +00:00
|
|
|
|
2006-03-25 Richard Sandiford <richard@codesourcery.com>
|
|
|
|
|
|
|
|
|
|
|
|
* config/tc-m68k.c (m68k_cpus): Change cpu_cf5208 entries to use
|
|
|
|
|
|
mcfemac instead of mcfmac.
|
|
|
|
|
|
|
Richard Sandiford <richard@codesourcery.com>
Daniel Jacobowitz <dan@codesourcery.com>
Phil Edwards <phil@codesourcery.com>
Zack Weinberg <zack@codesourcery.com>
Mark Mitchell <mark@codesourcery.com>
Nathan Sidwell <nathan@codesourcery.com>
bfd/
* bfd-in2.h: Regenerate.
* config.bfd (mips*-*-vxworks*, mips*el-*-vxworks*): New stanzas.
* configure.in (bfd_elf32_bigmips_vxworks_vec): New stanza.
(bfd_elf32_littlemips_vxworks_vec): Likewise.
(bfd_elf32_bigmips_vec): Add elf-vxworks.lo.
(bfd_elf32_littlemips_vec): Likewise.
(bfd_elf32_nbigmips_vec): Likewise.
(bfd_elf32_nlittlemips_vec): Likewise.
(bfd_elf32_ntradbigmips_vec): Likewise.
(bfd_elf32_ntradlittlemips_vec): Likewise.
(bfd_elf32_tradbigmips_vec): Likewise.
(bfd_elf32_tradlittlemips_vec): Likewise.
(bfd_elf64_bigmips_vec): Likewise.
(bfd_elf64_littlemips_vec): Likewise.
(bfd_elf64_tradbigmips_vec): Likewise.
(bfd_elf64_tradlittlemips_vec): Likewise.
* elf32-mips.c: Include elf-vxworks.h.
(mips_info_to_howto_rel): Use elf_backend_mips_rtype_to_howto
instead of calling mips_elf32_rtype_to_howto directly.
(mips_vxworks_copy_howto_rela): New reloc howto.
(mips_vxworks_jump_slot_howto_rela): Likewise.
(mips_vxworks_bfd_reloc_type_lookup): New function.
(mips_vxworks_rtype_to_howto): Likewise.
(mips_vxworks_final_write_processing): Likewise.
(TARGET_LITTLE_SYM, TARGET_LITTLE_NAME): Override for VxWorks.
(TARGET_BIG_SYM, TARGET_BIG_NAME, elf_bed, ELF_MAXPAGESIZE): Likewise.
(elf_backend_want_got_plt): Likewise.
(elf_backend_want_plt_sym): Likewise.
(elf_backend_got_symbol_offset): Likewise.
(elf_backend_want_dynbss): Likewise.
(elf_backend_may_use_rel_p): Likewise.
(elf_backend_may_use_rela_p): Likewise.
(elf_backend_default_use_rela_p): Likewise.
(elf_backend_got_header_size: Likewise.
(elf_backend_plt_readonly): Likewise.
(bfd_elf32_bfd_reloc_type_lookup): Likewise.
(elf_backend_mips_rtype_to_howto): Likewise.
(elf_backend_adjust_dynamic_symbol): Likewise.
(elf_backend_finish_dynamic_symbol): Likewise.
(bfd_elf32_bfd_link_hash_table_create): Likewise.
(elf_backend_add_symbol_hook): Likewise.
(elf_backend_link_output_symbol_hook): Likewise.
(elf_backend_emit_relocs): Likewise.
(elf_backend_final_write_processing: Likewise.
(elf_backend_additional_program_headers): Likewise.
(elf_backend_modify_segment_map): Likewise.
(elf_backend_symbol_processing): Likewise.
* elfxx-mips.c: Include elf-vxworks.h.
(mips_elf_link_hash_entry): Add is_relocation_target and
is_branch_target fields.
(mips_elf_link_hash_table): Add is_vxworks, srelbss, sdynbss, srelplt,
srelplt2, sgotplt, splt, plt_header_size and plt_entry_size fields.
(MIPS_ELF_RELA_SIZE, MIPS_ELF_REL_DYN_NAME): New macros.
(MIPS_RESERVED_GOTNO): Take a mips_elf_link_hash_table argument.
Return 3 for VxWorks.
(ELF_MIPS_GP_OFFSET): Change the argument from a bfd to a
mips_elf_link_hash_table. Return 0 for VxWorks.
(MIPS_ELF_GOT_MAX_SIZE): Change the argument from a bfd to a
mips_elf_link_hash_table. Update the call to ELF_MIPS_GP_OFFSET.
(mips_vxworks_exec_plt0_entry): New variable.
(mips_vxworks_exec_plt_entry): Likewise.
(mips_vxworks_shared_plt0_entry): Likewise.
(mips_vxworks_shared_plt_entry): Likewise.
(mips_elf_link_hash_newfunc): Initialize the new hash_entry fields.
(mips_elf_rel_dyn_section): Change the bfd argument to a
mips_elf_link_hash_table. Use MIPS_ELF_REL_DYN_NAME to get
the name of the section.
(mips_elf_initialize_tls_slots): Update the call to
mips_elf_rel_dyn_section.
(mips_elf_gotplt_index): New function.
(mips_elf_local_got_index): Add an input_section argument.
Update the call to mips_elf_create_local_got_entry.
(mips_elf_got_page): Likewise.
(mips_elf_got16_entry): Likewise.
(mips_elf_create_local_got_entry): Add bfd_link_info and input_section
arguments. Create dynamic relocations for each entry on VxWorks.
(mips_elf_merge_gots): Update the use of MIPS_ELF_GOT_MAX_SIZE.
(mips_elf_multi_got): Update the uses of MIPS_ELF_GOT_MAX_SIZE
and MIPS_RESERVED_GOTNO.
(mips_elf_create_got_section): Update the uses of
MIPS_ELF_GOT_MAX_SIZE. Create .got.plt on VxWorks.
(is_gott_symbol): New function.
(mips_elf_calculate_relocation): Use a dynobj local variable.
Update the calls to mips_elf_local_got_index, mips_elf_got16_entry and
mips_elf_got_page_entry. Set G to the .got.plt entry when calculating
VxWorks R_MIPS_CALL* relocations. Calculate and use G for all GOT
relocations on VxWorks. Add dynamic relocations for references
to the VxWorks __GOTT_BASE__ and __GOTT_INDEX__ symbols. Don't
create dynamic relocations for R_MIPS_32, R_MIPS_REL32 or R_MIPS_64
in VxWorks executables.
(mips_elf_allocate_dynamic_relocations): Add a bfd_link_info argument.
Use MIPS_ELF_RELA_SIZE to calculate the size of a VxWorks entry.
Don't allocate a null entry on VxWorks.
(mips_elf_create_dynamic_relocation): Update the call to
mips_elf_rel_dyn_section. Use absolute rather than relative
relocations for VxWorks, and make them RELA rather than REL.
(_bfd_mips_elf_create_dynamic_sections): Don't make .dynamic
read-only on VxWorks. Update the call to mips_elf_rel_dyn_section.
Create the .plt, .rela.plt, .dynbss and .rela.bss sections on
VxWorks. Likewise create the _PROCEDURE_LINKAGE_TABLE symbol.
Call elf_vxworks_create_dynamic_sections for VxWorks and
initialize the plt_header_size and plt_entry_size fields.
(_bfd_mips_elf_check_relocs): Don't allow GOT relocations to be
used in VxWorks executables. Don't allocate dynamic relocations
for R_MIPS_32, R_MIPS_REL32 or R_MIPS_64 in VxWorks executables.
Set is_relocation_target for each symbol referenced by a relocation.
Allocate .rela.dyn entries for relocations against the special
VxWorks __GOTT_BASE__ and __GOTT_INDEX__ symbols. Create GOT
entries for all VxWorks R_MIPS_GOT16 relocations. Don't allocate
a global GOT entry for symbols mentioned in VxWorks R_MIPS_CALL*,
R_MIPS_32, R_MIPS_REL32 or R_MIPS_64 relocations. Update the calls
to mips_elf_rel_dyn_section and mips_elf_allocate_dynamic_relocations.
Set is_branch_target for symbols mentioned in R_MIPS_PC16 or R_MIPS_26
relocations. Don't set no_fn_stub on VxWorks.
(_bfd_mips_elf_adjust_dynamic_symbol): Update the call to
mips_elf_allocate_dynamic_relocations.
(_bfd_mips_vxworks_adjust_dynamic_symbol): New function.
(_bfd_mips_elf_always_size_sections): Do not allocate GOT page
entries for VxWorks, and do not create multiple GOTs.
(_bfd_mips_elf_size_dynamic_sections): Use MIPS_ELF_REL_DYN_NAME.
Handle .got specially for VxWorks. Update the uses of
MIPS_RESERVED_GOTNO and mips_elf_allocate_dynamic_relocations.
Check for sgotplt and splt. Allocate the .rel(a).dyn contents last,
once its final size is known. Set DF_TEXTREL for VxWorks. Add
DT_RELA, DT_RELASZ, DT_RELAENT, DT_PLTREL, DT_PLTRELSZ and DT_JMPREL
tags on VxWorks. Do not add the MIPS-specific tags for VxWorks.
(_bfd_mips_vxworks_finish_dynamic_symbol): New function.
(mips_vxworks_finish_exec_plt): Likewise.
(mips_vxworks_finish_shared_plt): Likewise.
(_bfd_mips_elf_finish_dynamic_sections): Remove an unncessary call
to mips_elf_rel_dyn_section. Use a VxWorks-specific value of
DT_PLTGOT. Handle DT_RELA, DT_RELASZ, DT_RELAENT, DT_PLTREL,
DT_PLTRELSZ and DT_JMPREL. Update the uses of MIPS_RESERVED_GOTNO
and mips_elf_rel_dyn_section. Use a different GOT header for
VxWorks. Don't sort .rela.dyn on VxWorks. Finish the PLT on VxWorks.
(_bfd_mips_elf_link_hash_table_create): Initialize the new
mips_elf_link_hash_table fields.
(_bfd_mips_vxworks_link_hash_table_create): New function.
(_bfd_mips_elf_final_link): Set the GP value to _GLOBAL_OFFSET_TABLE_
on VxWorks. Update the call to ELF_MIPS_GP_OFFSET.
* elfxx-mips.h (_bfd_mips_vxworks_adjust_dynamic_symbol): Declare.
(_bfd_mips_vxworks_finish_dynamic_symbol): Likewise.
(_bfd_mips_vxworks_link_hash_table_create): Likewise.
* libbfd.h: Regenerate.
* Makefile.am (elfxx-mips.lo): Depend on elf-vxworks.h.
(elf32-mips.lo): Likewise.
* Makefile.in: Regenerate.
* reloc.c (BFD_RELOC_MIPS_COPY, BFD_RELOC_MIPS_JUMP_SLOT): Declare.
* targets.c (bfd_elf32_bigmips_vxworks_vec): Declare.
(bfd_elf32_littlemips_vxworks_vec): Likewise.
(_bfd_target_vector): Add entries for them.
gas/
* config/tc-mips.c (mips_target_format): Handle vxworks targets.
(md_begin): Complain about -G being used for PIC. Don't change
the text, data and bss alignments on VxWorks.
(reloc_needs_lo_p): Don't return true for R_MIPS_GOT16 when
generating VxWorks PIC.
(load_address): Extend SVR4_PIC handling to VXWORKS_PIC.
(macro): Likewise, but do not treat la $25 specially for
VxWorks PIC, and do not handle jal.
(OPTION_MVXWORKS_PIC): New macro.
(md_longopts): Add -mvxworks-pic.
(md_parse_option): Don't complain about using PIC and -G together here.
Handle OPTION_MVXWORKS_PIC.
(md_estimate_size_before_relax): Always use the first relaxation
sequence on VxWorks.
* config/tc-mips.h (VXWORKS_PIC): New.
gas/testsuite/
* gas/mips/vxworks1.s, gas/mips/vxworks1.d,
* gas/mips/vxworks1-xgot.d: New tests.
* gas/mips/mips.exp: Run them. Do not run other tests on VxWorks.
include/elf/
* mips.h (R_MIPS_COPY, R_MIPS_JUMP_SLOT): New relocs.
ld/
* configure.tgt (mips*el-*-vxworks*, mips*-*-vxworks*): Use
separate VxWorks emulations.
* emulparams/elf32ebmipvxworks.sh: New file.
* emulparams/elf32elmipvxworks.sh: New file.
* Makefile.am (ALL_EMULATIONS): Add eelf32ebmipvxworks.o and
eelf32elmipvxworks.o.
(eelf32ebmipvxworks.c, eelf32elmipvxworks.c): New rules.
* Makefile.in: Regenerate.
ld/testsuite/
* ld-mips/vxworks1.dd, ld-mips/vxworks1.ld, ld-mips/vxworks1-lib.dd,
* ld-mips/vxworks1-lib.nd, ld-mips/vxworks1-lib.rd,
* ld-mips/vxworks1-lib.s, ld-mips/vxworks1.rd, ld-mips/vxworks1.s,
* ld-mips/vxworks1-static.d, ld-mips/vxworks2.s, ld-mips/vxworks2.sd,
* ld-mips/vxworks2-static.sd: New tests.
* ld-mips/mips-elf.exp: Run them.
2006-03-22 09:28:15 +00:00
|
|
|
|
2006-03-22 Richard Sandiford <richard@codesourcery.com>
|
|
|
|
|
|
Daniel Jacobowitz <dan@codesourcery.com>
|
|
|
|
|
|
Phil Edwards <phil@codesourcery.com>
|
|
|
|
|
|
Zack Weinberg <zack@codesourcery.com>
|
|
|
|
|
|
Mark Mitchell <mark@codesourcery.com>
|
|
|
|
|
|
Nathan Sidwell <nathan@codesourcery.com>
|
|
|
|
|
|
|
|
|
|
|
|
* config/tc-mips.c (mips_target_format): Handle vxworks targets.
|
|
|
|
|
|
(md_begin): Complain about -G being used for PIC. Don't change
|
|
|
|
|
|
the text, data and bss alignments on VxWorks.
|
|
|
|
|
|
(reloc_needs_lo_p): Don't return true for R_MIPS_GOT16 when
|
|
|
|
|
|
generating VxWorks PIC.
|
|
|
|
|
|
(load_address): Extend SVR4_PIC handling to VXWORKS_PIC.
|
|
|
|
|
|
(macro): Likewise, but do not treat la $25 specially for
|
|
|
|
|
|
VxWorks PIC, and do not handle jal.
|
|
|
|
|
|
(OPTION_MVXWORKS_PIC): New macro.
|
|
|
|
|
|
(md_longopts): Add -mvxworks-pic.
|
|
|
|
|
|
(md_parse_option): Don't complain about using PIC and -G together here.
|
|
|
|
|
|
Handle OPTION_MVXWORKS_PIC.
|
|
|
|
|
|
(md_estimate_size_before_relax): Always use the first relaxation
|
|
|
|
|
|
sequence on VxWorks.
|
|
|
|
|
|
* config/tc-mips.h (VXWORKS_PIC): New.
|
|
|
|
|
|
|
2006-03-21 22:52:06 +00:00
|
|
|
|
2006-03-21 Paul Brook <paul@codesourcery.com>
|
|
|
|
|
|
|
|
|
|
|
|
* config/tc-arm.c (md_apply_fix): Fix typo in offset mask.
|
|
|
|
|
|
|
2006-03-21 20:34:38 +00:00
|
|
|
|
2006-03-21 Sterling Augustine <sterling@tensilica.com>
|
|
|
|
|
|
|
|
|
|
|
|
* config/tc-xtensa.c (enforce_three_byte_loop_align): New flag.
|
|
|
|
|
|
(xtensa_setup_hw_workarounds): Set this new flag for older hardware.
|
|
|
|
|
|
(get_loop_align_size): New.
|
|
|
|
|
|
(xtensa_end): Skip xtensa_mark_narrow_branches when not aligning.
|
|
|
|
|
|
(xtensa_mark_zcl_first_insns): Prevent widening of first loop frag.
|
|
|
|
|
|
(get_text_align_power): Rewrite to handle inputs in the range 2-8.
|
|
|
|
|
|
(get_noop_aligned_address): Use get_loop_align_size.
|
|
|
|
|
|
(get_aligned_diff): Likewise.
|
|
|
|
|
|
|
2006-03-21 14:35:27 +00:00
|
|
|
|
2006-03-21 Paul Brook <paul@codesourcery.com>
|
|
|
|
|
|
|
|
|
|
|
|
* config/tc-arm.c (insns): Correct opcodes for ldrbt and strbt.
|
|
|
|
|
|
|
2006-03-20 Paul Brook <paul@codesourcery.com>
gas/
* config/tc-arm.c (BAD_BRANCH, BAD_NOT_IT): Define.
(do_t_branch): Encode branches inside IT blocks as unconditional.
(do_t_cps): New function.
(do_t_blx, do_t_bkpt, do_t_branch23, do_t_bx, do_t_bxj, do_t_cpsi,
do_t_czb, do_t_it, do_t_setend, do_t_tb): Add IT constaints.
(opcode_lookup): Allow conditional suffixes on all instructions in
Thumb mode.
(md_assemble): Advance condexec state before checking for errors.
(insns): Use do_t_cps.
gas/testsuite/
* gas/arm/thumb2_bcond.d: New test.
* gas/arm/thumb2_bcond.s: New test.
* gas/arm/thumb2_it_bad.d: New test.
* gas/arm/thumb2_it_bad.l: New test.
* gas/arm/thumb2_it_bad.s: New test.
2006-03-20 15:38:02 +00:00
|
|
|
|
2006-03-20 Paul Brook <paul@codesourcery.com>
|
|
|
|
|
|
|
|
|
|
|
|
* config/tc-arm.c (BAD_BRANCH, BAD_NOT_IT): Define.
|
|
|
|
|
|
(do_t_branch): Encode branches inside IT blocks as unconditional.
|
|
|
|
|
|
(do_t_cps): New function.
|
|
|
|
|
|
(do_t_blx, do_t_bkpt, do_t_branch23, do_t_bx, do_t_bxj, do_t_cpsi,
|
|
|
|
|
|
do_t_czb, do_t_it, do_t_setend, do_t_tb): Add IT constaints.
|
|
|
|
|
|
(opcode_lookup): Allow conditional suffixes on all instructions in
|
|
|
|
|
|
Thumb mode.
|
|
|
|
|
|
(md_assemble): Advance condexec state before checking for errors.
|
|
|
|
|
|
(insns): Use do_t_cps.
|
|
|
|
|
|
|
2006-03-20 15:14:49 +00:00
|
|
|
|
2006-03-20 Paul Brook <paul@codesourcery.com>
|
|
|
|
|
|
|
|
|
|
|
|
* config/tc-arm.c (output_relax_insn): Call dwarf2_emit_insn before
|
|
|
|
|
|
outputting the insn.
|
|
|
|
|
|
|
2006-03-18 11:23:38 +00:00
|
|
|
|
2006-03-18 Jan-Benedict Glaw <jbglaw@lug-owl.de>
|
|
|
|
|
|
|
|
|
|
|
|
* config/tc-vax.c: Update copyright year.
|
|
|
|
|
|
* config/tc-vax.h: Likewise.
|
|
|
|
|
|
|
2006-03-18 11:06:47 +00:00
|
|
|
|
2006-03-18 Jan-Benedict Glaw <jbglaw@lug-owl.de>
|
|
|
|
|
|
|
|
|
|
|
|
* config/tc-vax.c (md_chars_to_number): Used only locally, so
|
|
|
|
|
|
make it static.
|
|
|
|
|
|
* config/tc-vax.h (md_chars_to_number): Remove obsolete declaration.
|
|
|
|
|
|
|
2006-03-17 14:03:36 +00:00
|
|
|
|
2006-03-17 Paul Brook <paul@codesourcery.com>
|
|
|
|
|
|
|
|
|
|
|
|
* config/tc-arm.c (insns): Add ldm and stm.
|
|
|
|
|
|
|
2006-03-17 00:45:13 +00:00
|
|
|
|
2006-03-17 Ben Elliston <bje@au.ibm.com>
|
|
|
|
|
|
|
|
|
|
|
|
PR gas/2446
|
|
|
|
|
|
* doc/as.texinfo (Ident): Document this directive more thoroughly.
|
|
|
|
|
|
|
2006-03-16 15:08:48 +00:00
|
|
|
|
2006-03-16 Paul Brook <paul@codesourcery.com>
|
|
|
|
|
|
|
|
|
|
|
|
* config/tc-arm.c (insns): Add "svc".
|
|
|
|
|
|
|
2006-03-13 21:46:53 +00:00
|
|
|
|
2006-03-13 Bob Wilson <bob.wilson@acm.org>
|
|
|
|
|
|
|
|
|
|
|
|
* config/tc-xtensa.c (xg_translate_sysreg_op): Remove has_underbar
|
|
|
|
|
|
flag and avoid double underscore prefixes.
|
|
|
|
|
|
|
2006-03-10 17:20:30 +00:00
|
|
|
|
2006-03-10 Paul Brook <paul@codesourcery.com>
|
|
|
|
|
|
|
|
|
|
|
|
* config/tc-arm.c (md_begin): Handle EABIv5.
|
|
|
|
|
|
(arm_eabis): Add EF_ARM_EABI_VER5.
|
|
|
|
|
|
* doc/c-arm.texi: Document -meabi=5.
|
|
|
|
|
|
|
2006-03-10 10:57:18 +00:00
|
|
|
|
2006-03-10 Ben Elliston <bje@au.ibm.com>
|
|
|
|
|
|
|
|
|
|
|
|
* app.c (do_scrub_chars): Simplify string handling.
|
|
|
|
|
|
|
bfd/
* configure.in (bfd_elf32_bigarm_vec): Include elf-vxworks.lo.
(bfd_elf32_bigarm_symbian_vec): Likewise.
(bfd_elf32_bigarm_vxworks_vec): Likewise.
(bfd_elf32_littlearm_vec): Likewise.
(bfd_elf32_littlearm_symbian_vec): Likewise.
(bfd_elf32_littlearm_vxworks_vec): Likewise.
* configure: Regenerate.
* elf32-arm.c: Include libiberty.h and elf-vxworks.h.
(RELOC_SECTION, RELOC_SIZE, SWAP_RELOC_IN, SWAP_RELOC_OUT): New macros.
(elf32_arm_vxworks_bed): Add forward declaration.
(elf32_arm_howto_table_1): Fix the masks for R_ASM_ABS12.
(elf32_arm_vxworks_exec_plt0_entry): New table.
(elf32_arm_vxworks_exec_plt_entry): Likewise.
(elf32_arm_vxworks_shared_plt_entry): Likewise.
(elf32_arm_link_hash_table): Add vxworks_p and srelplt2 fields.
(reloc_section_p): New function.
(create_got_section): Use RELOC_SECTION.
(elf32_arm_create_dynamic_sections): Likewise. Call
elf_vxworks_create_dynamic_sections for VxWorks targets.
Choose between the two possible values of plt_header_size
and plt_entry_size.
(elf32_arm_link_hash_table_create): Initialize vxworks_p and srelplt2.
(elf32_arm_abs12_reloc): New function.
(elf32_arm_final_link_relocate): Call it. Allow the creation of
dynamic R_ARM_ABS12 relocs on VxWorks. Use reloc_section_p,
RELOC_SIZE, SWAP_RELOC_OUT and RELOC_SECTION. Initialize the
r_addend fields of relocs. On rela targets, skip any code that
adjusts in-place addends. When using _bfd_link_final_relocate
to perform a final relocation, pass rel->r_addend as the addend
argument.
(elf32_arm_merge_private_bfd_data): If one of the bfds is a VxWorks
object, ignore flags that are not standard on VxWorks.
(elf32_arm_check_relocs): Allow the creation of dynamic R_ARM_ABS12
relocs on VxWorks. Use reloc_section_p.
(elf32_arm_adjust_dynamic_symbol): Use RELOC_SECTION and RELOC_SIZE.
(allocate_dynrelocs): Use RELOC_SIZE. Account for the size of
.rela.plt.unloaded relocs on VxWorks targets.
(elf32_arm_size_dynamic_sections): Use RELOC_SIZE. Check for
.rela.plt.unloaded as well as .rel(a).plt. Add DT_RELA* tags
instead of DT_REL* tags on RELA targets.
(elf32_arm_finish_dynamic_symbol): Use RELOC_SECTION, RELOC_SIZE
and SWAP_RELOC_OUT. Initialize r_addend fields. Handle VxWorks
PLT entries. Do not make _GLOBAL_OFFSET_TABLE_ absolute on VxWorks.
(elf32_arm_finish_dynamic_sections): Use RELOC_SECTION, RELOC_SIZE
and SWAP_RELOC_OUT. Initialize r_addend fields. Handle DT_RELASZ
like DT_RELSZ. Handle the VxWorks form of initial PLT entry.
Correct the .rela.plt.unreloaded symbol indexes.
(elf32_arm_output_symbol_hook): Call the VxWorks version of this
hook on VxWorks targets.
(elf32_arm_vxworks_link_hash_table_create): Set vxworks_p to true.
Minor formatting tweak.
(elf32_arm_vxworks_final_write_processing): New function.
(elf_backend_add_symbol_hook): Override for VxWorks and reset
for Symbian.
(elf_backend_final_write_processing): Likewise.
(elf_backend_emit_relocs): Likewise.
(elf_backend_want_plt_sym): Likewise.
(ELF_MAXPAGESIZE): Likewise.
(elf_backend_may_use_rel_p): Minor formatting tweak.
(elf_backend_may_use_rela_p): Likewise.
(elf_backend_default_use_rela_p): Likewise.
(elf_backend_rela_normal): Likewise.
* Makefile.in (elf32-arm.lo): Depend on elf-vxworks.h.
gas/
* config/tc-arm.c (md_apply_fix): Install a value of zero into a
BFD_RELOC_ARM_OFFSET_IMM field if we're going to generate a RELA
R_ARM_ABS12 reloc.
(tc_gen_reloc): Keep the original fx_offset for RELA pc-relative
relocs, but adjust by md_pcrel_from_section. Create R_ARM_ABS12
relocations for BFD_RELOC_ARM_OFFSET_IMM on RELA targets.
gas/testsuite/
* gas/arm/abs12.s, gas/arm/abs12.d: New test.
* gas/arm/pic.d: Skip for *-*-vxworks*...
* gas/arm/pic_vxworks.d: ...use this version instead.
* gas/arm/unwind_vxworks.d: Fix expected output.
ld/
* emulparams/armelf_vxworks.sh: Include vxworks.sh.
(MAXPAGESIZE): Define.
* emulparams/vxworks.sh: Undefine.
* Makefile.am (earmelf_vxworks.c): Depend on vxworks.sh and vxworks.em.
* Makefile.in: Regenerate.
ld/testsuite/
* ld-arm/vxworks1.dd, ld-arm/vxworks1.ld, ld-arm/vxworks1-lib.dd,
* ld-arm/vxworks1-lib.nd, ld-arm/vxworks1-lib.rd,
* ld-arm/vxworks1-lib.s, ld-arm/vxworks1.rd, ld-arm/vxworks1.s,
* ld-arm/vxworks1-static.d, ld-arm/vxworks2.s, ld-arm/vxworks2.sd,
* ld-arm/vxworks2-static.sd: New tests.
* ld-arm/arm-elf.exp: Run them.
2006-03-07 08:39:21 +00:00
|
|
|
|
2006-03-07 Richard Sandiford <richard@codesourcery.com>
|
|
|
|
|
|
Daniel Jacobowitz <dan@codesourcery.com>
|
|
|
|
|
|
Zack Weinberg <zack@codesourcery.com>
|
|
|
|
|
|
Nathan Sidwell <nathan@codesourcery.com>
|
|
|
|
|
|
Paul Brook <paul@codesourcery.com>
|
|
|
|
|
|
Ricardo Anguiano <anguiano@codesourcery.com>
|
|
|
|
|
|
Phil Edwards <phil@codesourcery.com>
|
|
|
|
|
|
|
|
|
|
|
|
* config/tc-arm.c (md_apply_fix): Install a value of zero into a
|
|
|
|
|
|
BFD_RELOC_ARM_OFFSET_IMM field if we're going to generate a RELA
|
|
|
|
|
|
R_ARM_ABS12 reloc.
|
|
|
|
|
|
(tc_gen_reloc): Keep the original fx_offset for RELA pc-relative
|
|
|
|
|
|
relocs, but adjust by md_pcrel_from_section. Create R_ARM_ABS12
|
|
|
|
|
|
relocations for BFD_RELOC_ARM_OFFSET_IMM on RELA targets.
|
|
|
|
|
|
|
2006-03-06 18:02:06 +00:00
|
|
|
|
2006-03-06 Bob Wilson <bob.wilson@acm.org>
|
|
|
|
|
|
|
|
|
|
|
|
* config/tc-xtensa.c (xtensa_post_relax_hook): Generate literal tables
|
|
|
|
|
|
even when using the text-section-literals option.
|
|
|
|
|
|
|
2006-03-06 13:42:05 +00:00
|
|
|
|
2006-03-06 Nathan Sidwell <nathan@codesourcery.com>
|
|
|
|
|
|
|
|
|
|
|
|
* config/tc-m68k.c (m68k_extensions): Allow 'float' on both m68k
|
|
|
|
|
|
and cf.
|
|
|
|
|
|
(m68k_ip): <case 'J'> Check we have some control regs.
|
|
|
|
|
|
(md_parse_option): Allow raw arch switch.
|
|
|
|
|
|
(m68k_init_arch): Better detection of arch/cpu mismatch. Detect
|
|
|
|
|
|
whether 68881 or cfloat was meant by -mfloat.
|
|
|
|
|
|
(md_show_usage): Adjust extension display.
|
|
|
|
|
|
(m68k_elf_final_processing): Adjust.
|
|
|
|
|
|
|
2006-03-03 15:25:31 +00:00
|
|
|
|
2006-03-03 Bjoern Haase <bjoern.m.haase@web.de>
|
|
|
|
|
|
|
|
|
|
|
|
* config/tc-avr.c (avr_mod_hash_value): New function.
|
|
|
|
|
|
(md_apply_fix, exp_mod): Use BFD_RELOC_HH8_LDI and
|
|
|
|
|
|
BFD_RELOC_MS8_LDI for hlo8() and hhi8()
|
|
|
|
|
|
(md_begin): Set linkrelax variable to 1, use avr_mod_hash_value
|
|
|
|
|
|
instead of int avr_ldi_expression: use avr_mod_hash_value instead
|
|
|
|
|
|
of (int).
|
|
|
|
|
|
(tc_gen_reloc): Handle substractions of symbols, if possible do
|
|
|
|
|
|
fixups, abort otherwise.
|
|
|
|
|
|
* config/tc-avr.h (TC_LINKRELAX_FIXUP, TC_VALIDATE_FIX,
|
|
|
|
|
|
tc_fix_adjustable): Define.
|
|
|
|
|
|
|
2006-03-03 01:10:42 +00:00
|
|
|
|
2006-03-02 James E Wilson <wilson@specifix.com>
|
|
|
|
|
|
|
|
|
|
|
|
* config/tc-ia64.c (emit_one_bundle): For IA64_OPCODE_LAST, if we
|
|
|
|
|
|
change the template, then clear md.slot[curr].end_of_insn_group.
|
|
|
|
|
|
|
2006-02-28 07:57:09 +00:00
|
|
|
|
2006-02-28 Jan Beulich <jbeulich@novell.com>
|
|
|
|
|
|
|
|
|
|
|
|
* macro.c (get_any_string): Don't insert quotes for <>-quoted input.
|
|
|
|
|
|
|
2006-02-28 07:55:36 +00:00
|
|
|
|
2006-02-28 Jan Beulich <jbeulich@novell.com>
|
|
|
|
|
|
|
|
|
|
|
|
PR/1070
|
|
|
|
|
|
* macro.c (getstring): Don't treat parentheses special anymore.
|
|
|
|
|
|
(get_any_string): Don't consider '(' and ')' as quoting anymore.
|
|
|
|
|
|
Special-case '(', ')', '[', and ']' when dealing with non-quoting
|
|
|
|
|
|
characters.
|
|
|
|
|
|
|
2006-02-28 00:38:19 +00:00
|
|
|
|
2006-02-28 Mat <mat@csail.mit.edu>
|
|
|
|
|
|
|
|
|
|
|
|
* dwarf2dbg.c (get_filenum): Don't inadvertently decrease files_in_use.
|
|
|
|
|
|
|
2006-02-27 23:07:06 +00:00
|
|
|
|
2006-02-27 Jakub Jelinek <jakub@redhat.com>
|
|
|
|
|
|
|
|
|
|
|
|
* dw2gencfi.c (struct fde_entry, struct cie_entry): Add signal_frame
|
|
|
|
|
|
field.
|
|
|
|
|
|
(CFI_signal_frame): Define.
|
|
|
|
|
|
(cfi_pseudo_table): Add .cfi_signal_frame.
|
|
|
|
|
|
(dot_cfi): Handle CFI_signal_frame.
|
|
|
|
|
|
(output_cie): Handle cie->signal_frame.
|
|
|
|
|
|
(select_cie_for_fde): Don't share CIE if signal_frame flag is
|
|
|
|
|
|
different. Copy signal_frame from FDE to newly created CIE.
|
|
|
|
|
|
* doc/as.texinfo: Document .cfi_signal_frame.
|
|
|
|
|
|
|
2006-02-27 16:26:26 +00:00
|
|
|
|
2006-02-27 Carlos O'Donell <carlos@codesourcery.com>
|
|
|
|
|
|
|
|
|
|
|
|
* doc/Makefile.am: Add html target.
|
|
|
|
|
|
* doc/Makefile.in: Regenerate.
|
|
|
|
|
|
* po/Make-in: Add html target.
|
|
|
|
|
|
|
2006-02-27 15:35:37 +00:00
|
|
|
|
2006-02-27 H.J. Lu <hongjiu.lu@intel.com>
|
|
|
|
|
|
|
2006-02-27 23:21:41 +00:00
|
|
|
|
* config/tc-i386.c (output_insn): Support Intel Merom New
|
2006-02-27 15:35:37 +00:00
|
|
|
|
Instructions.
|
|
|
|
|
|
|
2006-02-27 23:21:41 +00:00
|
|
|
|
* config/tc-i386.h (CpuMNI): New.
|
2006-02-27 15:35:37 +00:00
|
|
|
|
(CpuUnknownFlags): Add CpuMNI.
|
|
|
|
|
|
|
2006-02-25 01:34:09 +00:00
|
|
|
|
2006-02-24 David S. Miller <davem@sunset.davemloft.net>
|
|
|
|
|
|
|
|
|
|
|
|
* config/tc-sparc.c (priv_reg_table): Add entry for "gl".
|
|
|
|
|
|
(hpriv_reg_table): New table for hyperprivileged registers.
|
|
|
|
|
|
(sparc_ip): New cases '$' and '%' for wrhpr/rdhpr hyperprivileged
|
|
|
|
|
|
register encoding.
|
|
|
|
|
|
|
[include/elf]
* m32c.h: Add relax relocs.
[cpu]
* m32c.cpu (RL_TYPE): New attribute, with macros.
(Lab-8-24): Add RELAX.
(unary-insn-defn-g, binary-arith-imm-dst-defn,
binary-arith-imm4-dst-defn): Add 1ADDR attribute.
(binary-arith-src-dst-defn): Add 2ADDR attribute.
(jcnd16-5, jcnd16, jcnd32, jmp16.s, jmp16.b, jmp16.w, jmp16.a,
jmp32.s, jmp32.b, jmp32.w, jmp32.a, jsr16.w, jsr16.a): Add JUMP
attribute.
(jsri16, jsri32): Add 1ADDR attribute.
(jsr32.w, jsr32.a): Add JUMP attribute.
[opcodes]
* m32c-desc.c: Regenerate with linker relaxation attributes.
* m32c-desc.h: Likewise.
* m32c-dis.c: Likewise.
* m32c-opc.c: Likewise.
[gas]
* config/tc-m32c.h (md_apply_fix): Define to m32c_apply_fix.
(tc_gen_reloc): Don't define.
* config/tc-m32c.c (rl_for, relaxable): New convenience macros.
(OPTION_LINKRELAX): New.
(md_longopts): Add it.
(m32c_relax): New.
(md_parse_options): Set it.
(md_assemble): Emit relaxation relocs as needed.
(md_convert_frag): Emit relaxation relocs as needed.
(md_cgen_lookup_reloc): Add LAB_8_8 and LAB_8_16.
(m32c_apply_fix): New.
(tc_gen_reloc): New.
(m32c_force_relocation): Force out jump relocs when relaxing.
(m32c_fix_adjustable): Return false if relaxing.
[bfd]
* elf32-m32c.c (m32c_elf_howto_table): Add relaxation relocs.
(m32c_elf_relocate_section): Don't relocate them.
(compare_reloc): New.
(relax_reloc): Remove.
(m32c_offset_for_reloc): New.
(m16c_addr_encodings): New.
(m16c_jmpaddr_encodings): New.
(m32c_addr_encodings): New.
(m32c_elf_relax_section): Relax jumps and address displacements.
(m32c_elf_relax_delete_bytes): Adjust for internal syms. Fix up
short jumps.
* reloc.c: Add m32c relax relocs.
* libbfd.h: Regenerate.
2006-02-24 22:10:36 +00:00
|
|
|
|
2006-02-24 DJ Delorie <dj@redhat.com>
|
|
|
|
|
|
|
|
|
|
|
|
* config/tc-m32c.h (md_apply_fix): Define to m32c_apply_fix.
|
|
|
|
|
|
(tc_gen_reloc): Don't define.
|
|
|
|
|
|
* config/tc-m32c.c (rl_for, relaxable): New convenience macros.
|
|
|
|
|
|
(OPTION_LINKRELAX): New.
|
|
|
|
|
|
(md_longopts): Add it.
|
|
|
|
|
|
(m32c_relax): New.
|
|
|
|
|
|
(md_parse_options): Set it.
|
|
|
|
|
|
(md_assemble): Emit relaxation relocs as needed.
|
|
|
|
|
|
(md_convert_frag): Emit relaxation relocs as needed.
|
|
|
|
|
|
(md_cgen_lookup_reloc): Add LAB_8_8 and LAB_8_16.
|
|
|
|
|
|
(m32c_apply_fix): New.
|
|
|
|
|
|
(tc_gen_reloc): New.
|
|
|
|
|
|
(m32c_force_relocation): Force out jump relocs when relaxing.
|
|
|
|
|
|
(m32c_fix_adjustable): Return false if relaxing.
|
|
|
|
|
|
|
2006-02-24 Paul Brook <paul@codesourcery.com>
gas/
* config/arm/tc-arm.c (arm_ext_v6_notm, arm_ext_div, arm_ext_v7,
arm_ext_v7a, arm_ext_v7r, arm_ext_v7m): New variables.
(struct asm_barrier_opt): Define.
(arm_v7m_psr_hsh, arm_barrier_opt_hsh): New variables.
(parse_psr): Accept V7M psr names.
(parse_barrier): New function.
(enum operand_parse_code): Add OP_oBARRIER.
(parse_operands): Implement OP_oBARRIER.
(do_barrier): New function.
(do_dbg, do_pli, do_t_barrier, do_t_dbg, do_t_div): New functions.
(do_t_cpsi): Add V7M restrictions.
(do_t_mrs, do_t_msr): Validate V7M variants.
(md_assemble): Check for NULL variants.
(v7m_psrs, barrier_opt_names): New tables.
(insns): Add V7 instructions. Mark V6 instructions absent from V7M.
(md_begin): Initialize arm_v7m_psr_hsh and arm_barrier_opt_hsh.
(arm_cpu_option_table): Add Cortex-M3, R4 and A8.
(arm_arch_option_table): Add armv7, armv7a, armv7r and armv7m.
(struct cpu_arch_ver_table): Define.
(cpu_arch_ver): New.
(aeabi_set_public_attributes): Use cpu_arch_ver. Set
Tag_CPU_arch_profile.
* doc/c-arm.texi: Document new cpu and arch options.
gas/testsuite/
* gas/arm/thumb32.d: Fix expected msr and mrs output.
* gas/arm/arch7.d: New test.
* gas/arm/arch7.s: New test.
* gas/arm/arch7m-bad.l: New test.
* gas/arm/arch7m-bad.d: New test.
* gas/arm/arch7m-bad.s: New test.
include/opcode/
* arm.h: Add V7 feature bits.
opcodes/
* arm-dis.c (arm_opcodes): Add V7 instructions.
(thumb32_opcodes): Ditto. Handle V7M MSR/MRS variants.
(print_arm_address): New function.
(print_insn_arm): Use it. Add 'P' and 'U' cases.
(psr_name): New function.
(print_insn_thumb32): Add 'U', 'C' and 'D' cases.
2006-02-24 15:36:36 +00:00
|
|
|
|
2006-02-24 Paul Brook <paul@codesourcery.com>
|
|
|
|
|
|
|
|
|
|
|
|
* config/arm/tc-arm.c (arm_ext_v6_notm, arm_ext_div, arm_ext_v7,
|
|
|
|
|
|
arm_ext_v7a, arm_ext_v7r, arm_ext_v7m): New variables.
|
|
|
|
|
|
(struct asm_barrier_opt): Define.
|
|
|
|
|
|
(arm_v7m_psr_hsh, arm_barrier_opt_hsh): New variables.
|
|
|
|
|
|
(parse_psr): Accept V7M psr names.
|
|
|
|
|
|
(parse_barrier): New function.
|
|
|
|
|
|
(enum operand_parse_code): Add OP_oBARRIER.
|
|
|
|
|
|
(parse_operands): Implement OP_oBARRIER.
|
|
|
|
|
|
(do_barrier): New function.
|
|
|
|
|
|
(do_dbg, do_pli, do_t_barrier, do_t_dbg, do_t_div): New functions.
|
|
|
|
|
|
(do_t_cpsi): Add V7M restrictions.
|
|
|
|
|
|
(do_t_mrs, do_t_msr): Validate V7M variants.
|
|
|
|
|
|
(md_assemble): Check for NULL variants.
|
|
|
|
|
|
(v7m_psrs, barrier_opt_names): New tables.
|
|
|
|
|
|
(insns): Add V7 instructions. Mark V6 instructions absent from V7M.
|
|
|
|
|
|
(md_begin): Initialize arm_v7m_psr_hsh and arm_barrier_opt_hsh.
|
|
|
|
|
|
(arm_cpu_option_table): Add Cortex-M3, R4 and A8.
|
|
|
|
|
|
(arm_arch_option_table): Add armv7, armv7a, armv7r and armv7m.
|
|
|
|
|
|
(struct cpu_arch_ver_table): Define.
|
|
|
|
|
|
(cpu_arch_ver): New.
|
|
|
|
|
|
(aeabi_set_public_attributes): Use cpu_arch_ver. Set
|
|
|
|
|
|
Tag_CPU_arch_profile.
|
|
|
|
|
|
* doc/c-arm.texi: Document new cpu and arch options.
|
|
|
|
|
|
|
2006-02-23 21:36:18 +00:00
|
|
|
|
2006-02-23 H.J. Lu <hongjiu.lu@intel.com>
|
|
|
|
|
|
|
|
|
|
|
|
* config/tc-ia64.c (operand_match): Handle IA64_OPND_IMMU5b.
|
|
|
|
|
|
|
2006-02-23 14:49:32 +00:00
|
|
|
|
2006-02-23 H.J. Lu <hongjiu.lu@intel.com>
|
|
|
|
|
|
|
|
|
|
|
|
* config/tc-ia64.c: Update copyright years.
|
|
|
|
|
|
|
2006-02-23 00:17:24 +00:00
|
|
|
|
2006-02-22 H.J. Lu <hongjiu.lu@intel.com>
|
|
|
|
|
|
|
|
|
|
|
|
* config/tc-ia64.c (specify_resource): Add the rule 17 from
|
|
|
|
|
|
SDM 2.2.
|
|
|
|
|
|
|
2006-02-22 15:03:30 +00:00
|
|
|
|
2005-02-22 Paul Brook <paul@codesourcery.com>
|
|
|
|
|
|
|
|
|
|
|
|
* config/tc-arm.c (do_pld): Remove incorrect write to
|
|
|
|
|
|
inst.instruction.
|
|
|
|
|
|
(encode_thumb32_addr_mode): Use correct operand.
|
|
|
|
|
|
|
2006-02-21 15:13:54 +00:00
|
|
|
|
2006-02-21 Paul Brook <paul@codesourcery.com>
|
|
|
|
|
|
|
|
|
|
|
|
* config/tc-arm.c (md_apply_fix): Fix off-by-one errors.
|
|
|
|
|
|
|
2006-02-17 14:36:28 +00:00
|
|
|
|
2006-02-17 Shrirang Khisti <shrirangk@kpitcummins.com>
|
|
|
|
|
|
Anil Paranjape <anilp1@kpitcummins.com>
|
|
|
|
|
|
Shilin Shakti <shilins@kpitcummins.com>
|
|
|
|
|
|
|
|
|
|
|
|
* Makefile.am: Add xc16x related entry.
|
|
|
|
|
|
* Makefile.in: Regenerate.
|
|
|
|
|
|
* configure.in: Added xc16x related entry.
|
|
|
|
|
|
* configure: Regenerate.
|
|
|
|
|
|
* config/tc-xc16x.h: New file
|
|
|
|
|
|
* config/tc-xc16x.c: New file
|
|
|
|
|
|
* doc/c-xc16x.texi: New file for xc16x
|
|
|
|
|
|
* doc/all.texi: Entry for xc16x
|
|
|
|
|
|
* doc/Makefile.texi: Added c-xc16x.texi
|
|
|
|
|
|
* NEWS: Announce the support for the new target.
|
|
|
|
|
|
|
2006-02-16 08:05:02 +00:00
|
|
|
|
2006-02-16 Nick Hudson <nick.hudson@dsl.pipex.com>
|
|
|
|
|
|
|
|
|
|
|
|
* configure.tgt: set emulation for mips-*-netbsd*
|
|
|
|
|
|
|
2006-02-14 08:59:10 +00:00
|
|
|
|
2006-02-14 Jakub Jelinek <jakub@redhat.com>
|
|
|
|
|
|
|
|
|
|
|
|
* config.in: Rebuilt.
|
|
|
|
|
|
|
2006-02-14 00:58:05 +00:00
|
|
|
|
2006-02-13 Bob Wilson <bob.wilson@acm.org>
|
|
|
|
|
|
|
|
|
|
|
|
* config/tc-xtensa.c (xg_add_opcode_fix): Number operands starting
|
|
|
|
|
|
from 1, not 0, in error messages.
|
|
|
|
|
|
(md_assemble): Simplify special-case check for ENTRY instructions.
|
|
|
|
|
|
(tinsn_has_invalid_symbolic_operands): Do not include opcode and
|
|
|
|
|
|
operand in error message.
|
|
|
|
|
|
|
2006-02-13 15:08:43 +00:00
|
|
|
|
2006-02-13 Joseph S. Myers <joseph@codesourcery.com>
|
|
|
|
|
|
|
|
|
|
|
|
* configure.tgt (arm-*-linux-gnueabi*): Change to
|
|
|
|
|
|
arm-*-linux-*eabi*.
|
|
|
|
|
|
|
2006-02-10 12:10:21 +00:00
|
|
|
|
2006-02-10 Nick Clifton <nickc@redhat.com>
|
|
|
|
|
|
|
2006-02-10 12:21:43 +00:00
|
|
|
|
* config/tc-crx.c (check_range): Ensure that the sign bit of a
|
|
|
|
|
|
32-bit value is propagated into the upper bits of a 64-bit long.
|
|
|
|
|
|
|
2006-02-10 12:10:21 +00:00
|
|
|
|
* config/tc-arc.c (init_opcode_tables): Fix cast.
|
|
|
|
|
|
(arc_extoper, md_operand): Likewise.
|
|
|
|
|
|
|
2006-02-10 01:02:12 +00:00
|
|
|
|
2006-02-09 David Heine <dlheine@tensilica.com>
|
|
|
|
|
|
|
|
|
|
|
|
* config/tc-xtensa.c (xg_assembly_relax): Increment steps_taken for
|
|
|
|
|
|
each relaxation step.
|
|
|
|
|
|
|
2006-02-09 18:43:50 +00:00
|
|
|
|
2006-02-09 Eric Botcazou <ebotcazou@libertysurf.fr>
|
|
|
|
|
|
|
|
|
|
|
|
* configure.in (CHECK_DECLS): Add vsnprintf.
|
|
|
|
|
|
* configure: Regenerate.
|
|
|
|
|
|
* messages.c (errno.h, stdarg.h, varargs.h, va_list): Do not
|
|
|
|
|
|
include/declare here, but...
|
|
|
|
|
|
* as.h: Move code detecting VARARGS idiom to the top.
|
|
|
|
|
|
(errno.h, stdarg.h, varargs.h, va_list): ...here.
|
|
|
|
|
|
(vsnprintf): Declare if not already declared.
|
|
|
|
|
|
|
2006-02-09 00:07:41 +00:00
|
|
|
|
2006-02-08 H.J. Lu <hongjiu.lu@intel.com>
|
|
|
|
|
|
|
|
|
|
|
|
* as.c (close_output_file): New.
|
|
|
|
|
|
(main): Register close_output_file with xatexit before
|
|
|
|
|
|
dump_statistics. Don't call output_file_close.
|
|
|
|
|
|
|
* bfd/archures.c (bfd_mach_mcf5200, bfd_mach_mcf5206e,
bfd_mach_mcf5307, bfd_mach_mcf5407, bfd_mach_mcf528x,
bfd_mach_mcfv4e, bfd_mach_mcf521x, bfd_mach_mcf5249,
bfd_mach_mcf547x, bfd_mach_mcf548x): Remove.
(bfd_mach_mcf_isa_a, bfd_mach_mcf_isa_a_div,
bfd_mach_mcf_isa_a_div_mac, bfd_mach_mcf_isa_a_div_emac,
bfd_mach_mcf_isa_aplus, bfd_mach_mcf_isa_aplus_mac,
bfd_mach_mcf_isa_aplus_emac, bfd_mach_mcf_isa_aplus_usp,
bfd_mach_mcf_isa_aplus_usp_mac, bfd_mach_mcf_isa_aplus_usp_emac,
bfd_mach_mcf_isa_b, bfd_mach_mcf_isa_b_mac, bfd_mach_mcf_isa_b_emac,
bfd_mach_mcf_isa_b_usp_float, bfd_mach_mcf_isa_b_usp_float_mac,
bfd_mach_mcf_isa_b_usp_float_emac): New.
(bfd_default_scan): Update coldfire mapping.
* bfd/bfd-in.h (bfd_m68k_mach_to_features,
bfd_m68k_features_to_mach): Declare.
* bfd/bfd-in2.h: Rebuilt.
* bfd/cpu-m68k.c (arch_info_struct): Add new coldfire machines,
adjust legacy names.
(m68k_arch_features): New.
(bfd_m68k_mach_to_features,
bfd_m68k_features_to_mach): Define.
* bfd/elf32-m68k.c (elf32_m68k_object_p): New.
(elf32_m68k_merge_private_bfd_data): Merge the CF EF flags.
(elf32_m68k_print_private_bfd_data): Print the CF EF flags.
(elf_backend_object_p): Define.
* bfd/ieee.c (ieee_write_processor): Update coldfire machines.
* bfd/libbfd.h: Rebuilt.
* gas/config/tc-m68k.c (mcf5208_control_regs, mcf5213_control_regs,
mcf5329_control_regs): New.
(not_current_architecture, selected_arch, selected_cpu): New.
(m68k_archs, m68k_extensions): New.
(archs): Renamed to ...
(m68k_cpus): ... here. Adjust.
(n_arches): Remove.
(md_pseudo_table): Add arch and cpu directives.
(find_cf_chip, m68k_ip): Adjust table scanning.
(no_68851, no_68881): Remove.
(md_assemble): Lazily initialize.
(select_control_regs): Adjust cpu names. Add 5208, 5213, 5329.
(md_init_after_args): Move functionality to m68k_init_arch.
(mri_chip): Adjust table scanning.
(md_parse_option): Reimplement 'm' processing to add -march & -mcpu
options with saner parsing.
(m68k_lookup_cpu, m68k_set_arch, m68k_set_cpu, m68k_set_extension,
m68k_init_arch): New.
(s_m68k_cpu, s_m68k_arch): New.
(md_show_usage): Adjust.
(m68k_elf_final_processing): Set CF EF flags.
* gas/config/tc-m68k.h (m68k_init_after_args): Remove.
(tc_init_after_args): Remove.
* gas/doc/c-m68k.texi (M68K-Opts): Document -march, -mcpu options.
(M68k-Directives): Document .arch and .cpu directives.
* gas/testsuite/gas/m68k/all.exp: Add arch-cpu-1 test.
* gas/testsuite/gas/m68k/arch-cpu-1.[sd]: New.
* include/elf/m68k.h (EF_CPU32, EF_M68000, EF_CFV4E): Rename to ...
(EF_M68K_CPU32, EF_M68K_M68000, EF_M68K_CFV4E): ... here.
(EF_M68K_ISA_MASK, EF_M68K_ISA_A, EF_M68K_M68K_ISA_A_PLUS,
EF_M68K_ISA_B, EF_M68K_HW_DIV, EF_M68K_MAC_MASK, EF_M68K_MAC,
EF_M68K_EMAC, EF_M68K_USP, EF_M68K_FLOAT): New.
* include/opcode/m68k.h (m68008, m68ec030, m68882): Remove.
(m68k_mask): New.
(cpu_m68k, cpu_cf): New.
(mcf5200, mcf5206e, mcf521x, mcf5249, mcf528x, mcf5307, mcf5407,
mcf5470, mcf5480): Rename to cpu_<foo>. Add m680x0 variants.
* opcodes/m68k-dis.c (print_insn_m68k): Use
bfd_m68k_mach_to_features.
* binutils/readelf.c (get_machine_flags): Add logic for EF_M68K flags.
2006-02-07 19:01:10 +00:00
|
|
|
|
2006-02-07 Nathan Sidwell <nathan@codesourcery.com>
|
|
|
|
|
|
|
|
|
|
|
|
* config/tc-m68k.c (mcf5208_control_regs, mcf5213_control_regs,
|
|
|
|
|
|
mcf5329_control_regs): New.
|
|
|
|
|
|
(not_current_architecture, selected_arch, selected_cpu): New.
|
|
|
|
|
|
(m68k_archs, m68k_extensions): New.
|
|
|
|
|
|
(archs): Renamed to ...
|
|
|
|
|
|
(m68k_cpus): ... here. Adjust.
|
|
|
|
|
|
(n_arches): Remove.
|
|
|
|
|
|
(md_pseudo_table): Add arch and cpu directives.
|
|
|
|
|
|
(find_cf_chip, m68k_ip): Adjust table scanning.
|
|
|
|
|
|
(no_68851, no_68881): Remove.
|
|
|
|
|
|
(md_assemble): Lazily initialize.
|
|
|
|
|
|
(select_control_regs): Adjust cpu names. Add 5208, 5213, 5329.
|
|
|
|
|
|
(md_init_after_args): Move functionality to m68k_init_arch.
|
|
|
|
|
|
(mri_chip): Adjust table scanning.
|
|
|
|
|
|
(md_parse_option): Reimplement 'm' processing to add -march & -mcpu
|
|
|
|
|
|
options with saner parsing.
|
|
|
|
|
|
(m68k_lookup_cpu, m68k_set_arch, m68k_set_cpu, m68k_set_extension,
|
|
|
|
|
|
m68k_init_arch): New.
|
|
|
|
|
|
(s_m68k_cpu, s_m68k_arch): New.
|
|
|
|
|
|
(md_show_usage): Adjust.
|
|
|
|
|
|
(m68k_elf_final_processing): Set CF EF flags.
|
|
|
|
|
|
* config/tc-m68k.h (m68k_init_after_args): Remove.
|
|
|
|
|
|
(tc_init_after_args): Remove.
|
|
|
|
|
|
* doc/c-m68k.texi (M68K-Opts): Document -march, -mcpu options.
|
|
|
|
|
|
(M68k-Directives): Document .arch and .cpu directives.
|
|
|
|
|
|
|
2006-02-05 11:57:35 +00:00
|
|
|
|
2006-02-05 Arnold Metselaar <arnold.metselaar@planet.nl>
|
|
|
|
|
|
|
|
|
|
|
|
* config/tc-z80.c (z80_start_line_hook): allow .equ and .defl as
|
|
|
|
|
|
synonyms for equ and defl.
|
|
|
|
|
|
(z80_cons_fix_new): New function.
|
|
|
|
|
|
(emit_byte): Disallow relative jumps to absolute locations.
|
|
|
|
|
|
(emit_data): Only handle defb, prototype changed, because defb is
|
|
|
|
|
|
now handled as pseudo-op rather than an instruction.
|
|
|
|
|
|
(instab): Entries for defb,defw,db,dw moved from here...
|
|
|
|
|
|
(md_pseudo_table): ... to here, use generic cons() for defw,dw.
|
|
|
|
|
|
Add entries for def24,def32,d24,d32.
|
|
|
|
|
|
(md_assemble): Improved error handling.
|
|
|
|
|
|
(md_apply_fix): New case BFD_RELOC_24, set fixP->fx_no_overflow to one.
|
|
|
|
|
|
* config/tc-z80.h (TC_CONS_FIX_NEW): Define.
|
|
|
|
|
|
(z80_cons_fix_new): Declare.
|
|
|
|
|
|
* doc/c-z80.texi (defb, db): Mention warning on overflow.
|
|
|
|
|
|
(def24,d24,def32,d32): New pseudo-ops.
|
|
|
|
|
|
|
2006-02-02 20:19:56 +00:00
|
|
|
|
2006-02-02 Paul Brook <paul@codesourcery.com>
|
|
|
|
|
|
|
|
|
|
|
|
* config/tc-arm.c (do_shift): Remove Thumb-1 constraint.
|
|
|
|
|
|
|
2005-02-02 Paul Brook <paul@codesourcery.com>
gas/
* config/tc-arm.c (T2_OPCODE_MASK, T2_DATA_OP_SHIFT, T2_OPCODE_AND,
T2_OPCODE_BIC, T2_OPCODE_ORR, T2_OPCODE_ORN, T2_OPCODE_EOR,
T2_OPCODE_ADD, T2_OPCODE_ADC, T2_OPCODE_SBC, T2_OPCODE_SUB,
T2_OPCODE_RSB): Define.
(thumb32_negate_data_op): New function.
(md_apply_fix): Use it.
gas/testsuite/
* gas/arm/thumb2_invert.d: New test.
* gas/arm/thumb2_invert.s: New test.
2006-02-02 13:34:17 +00:00
|
|
|
|
2005-02-02 Paul Brook <paul@codesourcery.com>
|
|
|
|
|
|
|
|
|
|
|
|
* config/tc-arm.c (T2_OPCODE_MASK, T2_DATA_OP_SHIFT, T2_OPCODE_AND,
|
|
|
|
|
|
T2_OPCODE_BIC, T2_OPCODE_ORR, T2_OPCODE_ORN, T2_OPCODE_EOR,
|
|
|
|
|
|
T2_OPCODE_ADD, T2_OPCODE_ADC, T2_OPCODE_SBC, T2_OPCODE_SUB,
|
|
|
|
|
|
T2_OPCODE_RSB): Define.
|
|
|
|
|
|
(thumb32_negate_data_op): New function.
|
|
|
|
|
|
(md_apply_fix): Use it.
|
|
|
|
|
|
|
2006-01-31 19:36:57 +00:00
|
|
|
|
2006-01-31 Bob Wilson <bob.wilson@acm.org>
|
|
|
|
|
|
|
|
|
|
|
|
* config/xtensa-istack.h (TInsn): Remove record_fix and sub_symbol
|
|
|
|
|
|
fields.
|
|
|
|
|
|
* config/tc-xtensa.h (xtensa_frag_type): Remove slot_sub_symbols field.
|
|
|
|
|
|
* config/tc-xtensa.c (md_apply_fix): Check for unexpected uses of
|
|
|
|
|
|
subtracted symbols.
|
|
|
|
|
|
(relaxation_requirements): Add pfinish_frag argument and use it to
|
|
|
|
|
|
replace setting tinsn->record_fix fields.
|
|
|
|
|
|
(xg_assemble_vliw_tokens): Adjust calls to relaxation_requirements
|
|
|
|
|
|
and vinsn_to_insnbuf. Remove references to record_fix and
|
|
|
|
|
|
slot_sub_symbols fields.
|
|
|
|
|
|
(xtensa_mark_narrow_branches): Delete unused code.
|
|
|
|
|
|
(is_narrow_branch_guaranteed_in_range): Handle expr that is not just
|
|
|
|
|
|
a symbol.
|
|
|
|
|
|
(convert_frag_immed): Adjust vinsn_to_insnbuf call and do not set
|
|
|
|
|
|
record_fix fields.
|
|
|
|
|
|
(tinsn_immed_from_frag): Remove code for handling slot_sub_symbols.
|
|
|
|
|
|
(vinsn_to_insnbuf): Change use of record_fixup argument, replacing use
|
|
|
|
|
|
of the record_fix field. Simplify error messages for unexpected
|
|
|
|
|
|
symbolic operands.
|
|
|
|
|
|
(set_expr_symbol_offset_diff): Delete.
|
|
|
|
|
|
|
2006-01-31 16:19:41 +00:00
|
|
|
|
2006-01-31 Paul Brook <paul@codesourcery.com>
|
|
|
|
|
|
|
|
|
|
|
|
* config/tc-arm.c (arm_reg_parse): Check if reg is non-NULL.
|
|
|
|
|
|
|
2006-01-31 Paul Brook <paul@codesourcery.com>
Richard Earnshaw <rearnsha@arm.com>
* gas/config/tc-arm.c: Use arm_feature_set.
(arm_ext_*, arm_arch_full, arm_arch_t2, arm_arch_none,
arm_cext_iwmmxt, arm_cext_xscale, arm_cext_maverick, fpu_fpa_ext_v1,
fpu_fpa_ext_v2, fpu_vfp_ext_v1xd, fpu_vfp_ext_v1, fpu_vfp_ext_v2):
New variables.
(insns): Use them.
(md_atof, opcode_select, opcode_select, md_assemble, md_assemble,
md_begin, arm_parse_extension, arm_parse_cpu, arm_parse_arch,
arm_parse_fpu, arm_parse_float_abi, aeabi_set_public_attributes,
s_arm_cpu, s_arm_arch, s_arm_fpu): Use macros for accessing CPU
feature flags.
(arm_legacy_option_table, arm_option_cpu_value_table): New types.
(arm_opts): Move old cpu/arch options from here...
(arm_legacy_opts): ... to here.
(md_parse_option): Search arm_legacy_opts.
(arm_cpus, arm_archs, arm_extensions, arm_fpus)
(arm_float_abis, arm_eabis): Make const.
* include/opcode/arm.h: Use ARM_CPU_FEATURE.
(ARM_AEXT_*, FPU_ENDIAN_PURE, FPU_VFP_HARD): New.
(arm_feature_set): Change to a structure.
(ARM_CPU_HAS_FEATURE, ARM_MERGE_FEATURE_SETS, ARM_CLEAR_FEATURE,
ARM_FEATURE): New macros.
2006-01-31 14:11:13 +00:00
|
|
|
|
2006-01-31 Paul Brook <paul@codesourcery.com>
|
|
|
|
|
|
Richard Earnshaw <rearnsha@arm.com>
|
|
|
|
|
|
|
|
|
|
|
|
* config/tc-arm.c: Use arm_feature_set.
|
|
|
|
|
|
(arm_ext_*, arm_arch_full, arm_arch_t2, arm_arch_none,
|
|
|
|
|
|
arm_cext_iwmmxt, arm_cext_xscale, arm_cext_maverick, fpu_fpa_ext_v1,
|
|
|
|
|
|
fpu_fpa_ext_v2, fpu_vfp_ext_v1xd, fpu_vfp_ext_v1, fpu_vfp_ext_v2):
|
|
|
|
|
|
New variables.
|
|
|
|
|
|
(insns): Use them.
|
|
|
|
|
|
(md_atof, opcode_select, opcode_select, md_assemble, md_assemble,
|
|
|
|
|
|
md_begin, arm_parse_extension, arm_parse_cpu, arm_parse_arch,
|
|
|
|
|
|
arm_parse_fpu, arm_parse_float_abi, aeabi_set_public_attributes,
|
|
|
|
|
|
s_arm_cpu, s_arm_arch, s_arm_fpu): Use macros for accessing CPU
|
|
|
|
|
|
feature flags.
|
|
|
|
|
|
(arm_legacy_option_table, arm_option_cpu_value_table): New types.
|
|
|
|
|
|
(arm_opts): Move old cpu/arch options from here...
|
|
|
|
|
|
(arm_legacy_opts): ... to here.
|
|
|
|
|
|
(md_parse_option): Search arm_legacy_opts.
|
|
|
|
|
|
(arm_cpus, arm_archs, arm_extensions, arm_fpus)
|
|
|
|
|
|
(arm_float_abis, arm_eabis): Make const.
|
|
|
|
|
|
|
2006-01-26 05:21:43 +00:00
|
|
|
|
2006-01-25 Bob Wilson <bob.wilson@acm.org>
|
|
|
|
|
|
|
|
|
|
|
|
* config/tc-xtensa.c (md_apply_fix): Set value to zero for PLT relocs.
|
|
|
|
|
|
|
2006-01-20 17:22:50 +00:00
|
|
|
|
2006-01-21 Jie Zhang <jie.zhang@analog.com>
|
|
|
|
|
|
|
|
|
|
|
|
* config/bfin-parse.y (asm_1): Check value range for 16 bit immediate
|
|
|
|
|
|
in load immediate intruction.
|
|
|
|
|
|
|
2006-01-20 16:57:09 +00:00
|
|
|
|
2006-01-21 Jie Zhang <jie.zhang@analog.com>
|
|
|
|
|
|
|
|
|
|
|
|
* config/bfin-parse.y (value_match): Use correct conversion
|
|
|
|
|
|
specifications in template string for __FILE__ and __LINE__.
|
|
|
|
|
|
(binary): Ditto.
|
|
|
|
|
|
(unary): Ditto.
|
|
|
|
|
|
|
include/elf/ChangeLog:
Introduce TLS descriptors for i386 and x86_64.
* common.h (DT_TLSDESC_GOT, DT_TLSDESC_PLT): New.
* i386.h (R_386_TLS_GOTDESC, R_386_TLS_DESC_CALL, R_386_TLS_DESC):
New.
* x86-64.h (R_X86_64_GOTPC32_TLSDESC, R_X86_64_TLSDESC_CALL,
R_X86_64_TLSDESC): New.
bfd/ChangeLog:
Introduce TLS descriptors for i386 and x86_64.
* reloc.c (BFD_RELOC_386_TLS_GOTDESC, BFD_RELOC_386_TLS_DESC,
BFD_RELOC_386_TLS_DESC_CALL, BFD_RELOC_X86_64_GOTPC32_TLSDESC,
BFD_RELOC_X86_64_TLSDESC, BFD_RELOC_X86_64_TLSDESC_CALL): New.
* libbfd.h, bfd-in2.h: Rebuilt.
* elf32-i386.c (elf_howto_table): New relocations.
(R_386_tls): Adjust.
(elf_i386_reloc_type_lookup): Map new relocations.
(GOT_TLS_GDESC, GOT_TLS_GD_BOTH_P): New macros.
(GOT_TLS_GD_P, GOT_TLS_GDESC_P, GOT_TLS_GD_ANY_P): New macros.
(struct elf_i386_link_hash_entry): Add tlsdesc_got field.
(struct elf_i386_obj_tdata): Add local_tlsdesc_gotent field.
(elf_i386_local_tlsdesc_gotent): New macro.
(struct elf_i386_link_hash_table): Add sgotplt_jump_table_size.
(elf_i386_compute_jump_table_size): New macro.
(link_hash_newfunc): Initialize tlsdesc_got.
(elf_i386_link_hash_table_create): Set sgotplt_jump_table_size.
(elf_i386_tls_transition): Handle R_386_TLS_GOTDESC and
R_386_TLS_DESC_CALL.
(elf_i386_check_relocs): Likewise. Allocate space for
local_tlsdesc_gotent.
(elf_i386_gc_sweep_hook): Handle R_386_TLS_GOTDESC and
R_386_TLS_DESC_CALL.
(allocate_dynrelocs): Count function PLT relocations. Reserve
space for TLS descriptors and relocations.
(elf_i386_size_dynamic_sections): Reserve space for TLS
descriptors and relocations. Set up sgotplt_jump_table_size.
Don't zero reloc_count in srelplt.
(elf_i386_always_size_sections): New. Set up _TLS_MODULE_BASE_.
(elf_i386_relocate_section): Handle R_386_TLS_GOTDESC and
R_386_TLS_DESC_CALL.
(elf_i386_finish_dynamic_symbol): Use GOT_TLS_GD_ANY_P.
(elf_backend_always_size_sections): Define.
* elf64-x86-64.c (x86_64_elf_howto): Add R_X86_64_GOTPC32_TLSDESC,
R_X86_64_TLSDESC, R_X86_64_TLSDESC_CALL.
(R_X86_64_standard): Adjust.
(x86_64_reloc_map): Map new relocs.
(elf64_x86_64_rtype_to_howto): New, split out of...
(elf64_x86_64_info_to_howto): ... this function, and...
(elf64_x86_64_reloc_type_lookup): ... use it to map elf_reloc_val.
(GOT_TLS_GDESC, GOT_TLS_GD_BOTH_P): New macros.
(GOT_TLS_GD_P, GOT_TLS_GDESC_P, GOT_TLS_GD_ANY_P): New macros.
(struct elf64_x86_64_link_hash_entry): Add tlsdesc_got field.
(struct elf64_x86_64_obj_tdata): Add local_tlsdesc_gotent field.
(elf64_x86_64_local_tlsdesc_gotent): New macro.
(struct elf64_x86_64_link_hash_table): Add tlsdesc_plt,
tlsdesc_got and sgotplt_jump_table_size fields.
(elf64_x86_64_compute_jump_table_size): New macro.
(link_hash_newfunc): Initialize tlsdesc_got.
(elf64_x86_64_link_hash_table_create): Initialize new fields.
(elf64_x86_64_tls_transition): Handle R_X86_64_GOTPC32_TLSDESC and
R_X86_64_TLSDESC_CALL.
(elf64_x86_64_check_relocs): Likewise. Allocate space for
local_tlsdesc_gotent.
(elf64_x86_64_gc_sweep_hook): Handle R_X86_64_GOTPC32_TLSDESC and
R_X86_64_TLSDESC_CALL.
(allocate_dynrelocs): Count function PLT relocations. Reserve
space for TLS descriptors and relocations.
(elf64_x86_64_size_dynamic_sections): Reserve space for TLS
descriptors and relocations. Set up sgotplt_jump_table_size,
tlsdesc_plt and tlsdesc_got. Make room for them. Don't zero
reloc_count in srelplt. Add dynamic entries for DT_TLSDESC_PLT
and DT_TLSDESC_GOT.
(elf64_x86_64_always_size_sections): New. Set up
_TLS_MODULE_BASE_.
(elf64_x86_64_relocate_section): Handle R_386_TLS_GOTDESC and
R_386_TLS_DESC_CALL.
(elf64_x86_64_finish_dynamic_symbol): Use GOT_TLS_GD_ANY_P.
(elf64_x86_64_finish_dynamic_sections): Set DT_TLSDESC_PLT and
DT_TLSDESC_GOT. Set up TLS descriptor lazy resolver PLT entry.
(elf_backend_always_size_sections): Define.
binutils/ChangeLog:
Introduce TLS descriptors for i386 and x86_64.
* readelf.c (get_dynamic_type): Handle DT_TLSDESC_GOT and
DT_TLSDESC_PLT.
gas/ChangeLog:
Introduce TLS descriptors for i386 and x86_64.
* config/tc-i386.c (tc_i386_fix_adjustable): Handle
BFD_RELOC_386_TLS_GOTDESC, BFD_RELOC_386_TLS_DESC_CALL,
BFD_RELOC_X86_64_GOTPC32_TLSDESC, BFD_RELOC_X86_64_TLSDESC_CALL.
(optimize_disp): Emit fix up for BFD_RELOC_386_TLS_DESC_CALL and
BFD_RELOC_X86_64_TLSDESC_CALL immediately, and clear the
displacement bits.
(build_modrm_byte): Set up zero modrm for TLS desc calls.
(lex_got): Handle @tlsdesc and @tlscall.
(md_apply_fix, tc_gen_reloc): Handle the new relocations.
ld/testsuite/ChangeLog:
Introduce TLS descriptors for i386 and x86_64.
* ld-i386/i386.exp: Run on x86_64-*-linux* and amd64-*-linux*.
Add new tests.
* ld-i386/pcrel16.d: Add -melf_i386.
* ld-i386/pcrel8.d: Likewise.
* ld-i386/tlsbindesc.dd: New.
* ld-i386/tlsbindesc.rd: New.
* ld-i386/tlsbindesc.s: New.
* ld-i386/tlsbindesc.sd: New.
* ld-i386/tlsbindesc.td: New.
* ld-i386/tlsdesc.dd: New.
* ld-i386/tlsdesc.rd: New.
* ld-i386/tlsdesc.s: New.
* ld-i386/tlsdesc.sd: New.
* ld-i386/tlsdesc.td: New.
* ld-i386/tlsgdesc.dd: New.
* ld-i386/tlsgdesc.rd: New.
* ld-i386/tlsgdesc.s: New.
* ld-x86-64/x86-64.exp: Run new tests.
* ld-x86-64/tlsbindesc.dd: New.
* ld-x86-64/tlsbindesc.rd: New.
* ld-x86-64/tlsbindesc.s: New.
* ld-x86-64/tlsbindesc.sd: New.
* ld-x86-64/tlsbindesc.td: New.
* ld-x86-64/tlsdesc.dd: New.
* ld-x86-64/tlsdesc.pd: New.
* ld-x86-64/tlsdesc.rd: New.
* ld-x86-64/tlsdesc.s: New.
* ld-x86-64/tlsdesc.sd: New.
* ld-x86-64/tlsdesc.td: New.
* ld-x86-64/tlsgdesc.dd: New.
* ld-x86-64/tlsgdesc.rd: New.
* ld-x86-64/tlsgdesc.s: New.
2006-01-18 21:07:51 +00:00
|
|
|
|
2006-01-18 Alexandre Oliva <aoliva@redhat.com>
|
|
|
|
|
|
|
|
|
|
|
|
Introduce TLS descriptors for i386 and x86_64.
|
|
|
|
|
|
* config/tc-i386.c (tc_i386_fix_adjustable): Handle
|
|
|
|
|
|
BFD_RELOC_386_TLS_GOTDESC, BFD_RELOC_386_TLS_DESC_CALL,
|
|
|
|
|
|
BFD_RELOC_X86_64_GOTPC32_TLSDESC, BFD_RELOC_X86_64_TLSDESC_CALL.
|
|
|
|
|
|
(optimize_disp): Emit fix up for BFD_RELOC_386_TLS_DESC_CALL and
|
|
|
|
|
|
BFD_RELOC_X86_64_TLSDESC_CALL immediately, and clear the
|
|
|
|
|
|
displacement bits.
|
|
|
|
|
|
(build_modrm_byte): Set up zero modrm for TLS desc calls.
|
|
|
|
|
|
(lex_got): Handle @tlsdesc and @tlscall.
|
|
|
|
|
|
(md_apply_fix, tc_gen_reloc): Handle the new relocations.
|
|
|
|
|
|
|
2006-01-11 17:39:50 +00:00
|
|
|
|
2006-01-11 Nick Clifton <nickc@redhat.com>
|
|
|
|
|
|
|
|
|
|
|
|
Fixes for building on 64-bit hosts:
|
|
|
|
|
|
* config/tc-avr.c (mod_index): New union to allow conversion
|
|
|
|
|
|
between pointers and integers.
|
|
|
|
|
|
(md_begin, avr_ldi_expression): Use it.
|
|
|
|
|
|
* config/tc-i370.c (md_assemble): Add cast for argument to print
|
|
|
|
|
|
statement.
|
|
|
|
|
|
* config/tc-tic54x.c (subsym_substitute): Likewise.
|
|
|
|
|
|
* config/tc-mn10200.c (md_assemble): Use a union to convert the
|
|
|
|
|
|
opindex field of fr_cgen structure into a pointer so that it can
|
|
|
|
|
|
be stored in a frag.
|
|
|
|
|
|
* config/tc-mn10300.c (md_assemble): Likewise.
|
|
|
|
|
|
* config/tc-frv.c (frv_debug_tomcat): Use %p to print pointer
|
|
|
|
|
|
types.
|
|
|
|
|
|
* config/tc-v850.c: Replace uses of (int) casts with correct
|
|
|
|
|
|
types.
|
|
|
|
|
|
|
2006-01-09 17:14:40 +00:00
|
|
|
|
2006-01-09 H.J. Lu <hongjiu.lu@intel.com>
|
|
|
|
|
|
|
|
|
|
|
|
PR gas/2117
|
|
|
|
|
|
* symbols.c (snapshot_symbol): Don't change a defined symbol.
|
|
|
|
|
|
|
2006-01-03 05:56:15 +00:00
|
|
|
|
2006-01-03 Hans-Peter Nilsson <hp@bitrange.com>
|
|
|
|
|
|
|
|
|
|
|
|
PR gas/2101
|
|
|
|
|
|
* config/tc-mmix.c (mmix_handle_mmixal): Don't treat #[0-9][FB] as
|
|
|
|
|
|
a local-label reference.
|
|
|
|
|
|
|
2006-01-16 23:15:07 +00:00
|
|
|
|
For older changes see ChangeLog-2005
|
2002-01-07 12:12:47 +00:00
|
|
|
|
|
|
|
|
|
|
Local Variables:
|
|
|
|
|
|
mode: change-log
|
|
|
|
|
|
left-margin: 8
|
|
|
|
|
|
fill-column: 74
|
|
|
|
|
|
version-control: never
|
|
|
|
|
|
End:
|
