darkkirb/old-cross-binutils
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity
old-cross-binutils/opcodes/score7-dis.c

972 lines
40 KiB
C
Raw Normal View History

Add support for Score7 architecture.
2009-03-02 10:33:08 +00:00
/* Instruction printing code for Score
ChangeLog rotatation and copyright year update
2015-01-01 14:15:26 +00:00
Copyright (C) 2009-2015 Free Software Foundation, Inc.
Add support for Score7 architecture.
2009-03-02 10:33:08 +00:00
Contributed by:
Brain.lin (brain.lin@sunplusct.com)
Mei Ligang (ligang@sunnorth.com.cn)
Pei-Lin Tsai (pltsai@sunplus.com)
This file is part of the GNU opcodes library.
This library is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3, or (at your option)
any later version.
It is distributed in the hope that it will be useful, but WITHOUT
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
License for more details.
You should have received a copy of the GNU General Public License
along with this file; see the file COPYING. If not, write to the
Free Software Foundation, 51 Franklin Street - Fifth Floor, Boston,
MA 02110-1301, USA. */
#include "sysdep.h"
#include "dis-asm.h"
#define DEFINE_TABLE
#include "opintl.h"
#include "bfd.h"
/* FIXME: This shouldn't be done here. */
#include "elf-bfd.h"
#include "elf/internal.h"
#include "elf/score.h"
#ifndef streq
#define streq(a,b) (strcmp ((a), (b)) == 0)
#endif
#ifndef strneq
#define strneq(a,b,n) (strncmp ((a), (b), (n)) == 0)
#endif
#ifndef NUM_ELEM
#define NUM_ELEM(a) (sizeof (a) / sizeof (a)[0])
#endif
struct score_opcode
{
unsigned long value;
unsigned long mask; /* Recognise instruction if (op & mask) == value. */
char *assembler; /* Disassembly string. */
};
/* Note: There is a partial ordering in this table - it must be searched from
the top to obtain a correct match. */
static struct score_opcode score_opcodes[] =
{
/* Score Instructions. */
{0x3800000a, 0x3e007fff, "abs\t\t%20-24r, %15-19r"},
{0x3800004b, 0x3e007fff, "abs.s\t\t%20-24r, %15-19r"},
{0x00000010, 0x3e0003ff, "add\t\t%20-24r, %15-19r, %10-14r"},
{0x00000011, 0x3e0003ff, "add.c\t\t%20-24r, %15-19r, %10-14r"},
{0x38000048, 0x3e0003ff, "add.s\t\t%20-24r, %15-19r, %10-14r"},
{0x00000012, 0x3e0003ff, "addc\t\t%20-24r, %15-19r, %10-14r"},
{0x00000013, 0x3e0003ff, "addc.c\t\t%20-24r, %15-19r, %10-14r"},
{0x02000000, 0x3e0e0001, "addi\t\t%20-24r, %1-16i"},
{0x02000001, 0x3e0e0001, "addi.c\t\t%20-24r, %1-16i"},
{0x0a000000, 0x3e0e0001, "addis\t\t%20-24r, %1-16d(0x%1-16x)"},
{0x0a000001, 0x3e0e0001, "addis.c\t\t%20-24r, %1-16d(0x%1-16x)"},
{0x10000000, 0x3e000001, "addri\t\t%20-24r, %15-19r, %1-14i"},
{0x10000001, 0x3e000001, "addri.c\t\t%20-24r, %15-19r, %1-14i"},
{0x00000009, 0x0000700f, "addc!\t\t%8-11r, %4-7r"},
{0x00002000, 0x0000700f, "add!\t\t%8-11r, %4-7r"},
{0x00006000, 0x00007087, "addei!\t\t%8-11r, %3-6d"},
{0x00000020, 0x3e0003ff, "and\t\t%20-24r, %15-19r, %10-14r"},
{0x00000021, 0x3e0003ff, "and.c\t\t%20-24r, %15-19r, %10-14r"},
{0x02080000, 0x3e0e0001, "andi\t\t%20-24r, 0x%1-16x"},
{0x02080001, 0x3e0e0001, "andi.c\t\t%20-24r, 0x%1-16x"},
{0x0a080000, 0x3e0e0001, "andis\t\t%20-24r, 0x%1-16x"},
{0x0a080001, 0x3e0e0001, "andis.c\t\t%20-24r, 0x%1-16x"},
{0x18000000, 0x3e000001, "andri\t\t%20-24r, %15-19r, 0x%1-14x"},
{0x18000001, 0x3e000001, "andri.c\t\t%20-24r, %15-19r,0x%1-14x"},
{0x00002004, 0x0000700f, "and!\t\t%8-11r, %4-7r"},
{0x08000000, 0x3e007c01, "bcs\t\t%b"},
{0x08000400, 0x3e007c01, "bcc\t\t%b"},
{0x08003800, 0x3e007c01, "bcnz\t\t%b"},
{0x08000001, 0x3e007c01, "bcsl\t\t%b"},
{0x08000401, 0x3e007c01, "bccl\t\t%b"},
{0x08003801, 0x3e007c01, "bcnzl\t\t%b"},
{0x00004000, 0x00007f00, "bcs!\t\t%b"},
{0x00004100, 0x00007f00, "bcc!\t\t%b"},
{0x00004e00, 0x00007f00, "bcnz!\t\t%b"},
{0x08001000, 0x3e007c01, "beq\t\t%b"},
{0x08001001, 0x3e007c01, "beql\t\t%b"},
{0x00004400, 0x00007f00, "beq!\t\t%b"},
{0x08000800, 0x3e007c01, "bgtu\t\t%b"},
{0x08001800, 0x3e007c01, "bgt\t\t%b"},
{0x08002000, 0x3e007c01, "bge\t\t%b"},
{0x08000801, 0x3e007c01, "bgtul\t\t%b"},
{0x08001801, 0x3e007c01, "bgtl\t\t%b"},
{0x08002001, 0x3e007c01, "bgel\t\t%b"},
{0x00004200, 0x00007f00, "bgtu!\t\t%b"},
{0x00004600, 0x00007f00, "bgt!\t\t%b"},
{0x00004800, 0x00007f00, "bge!\t\t%b"},
{0x00000029, 0x3e0003ff, "bitclr.c\t%20-24r, %15-19r, 0x%10-14x"},
{0x0000002b, 0x3e0003ff, "bitset.c\t%20-24r, %15-19r, 0x%10-14x"},
{0x0000002d, 0x3e0003ff, "bittst.c\t%15-19r, 0x%10-14x"},
{0x0000002f, 0x3e0003ff, "bittgl.c\t%20-24r, %15-19r, 0x%10-14x"},
{0x00006004, 0x00007007, "bitclr!\t\t%8-11r, 0x%3-7x"},
{0x3800000c, 0x3e0003ff, "bitrev\t\t%20-24r, %15-19r,%10-14r"},
{0x00006005, 0x00007007, "bitset!\t\t%8-11r, 0x%3-7x"},
{0x00006006, 0x00007007, "bittst!\t\t%8-11r, 0x%3-7x"},
{0x00006007, 0x00007007, "bittgl!\t\t%8-11r, 0x%3-7x"},
{0x08000c00, 0x3e007c01, "bleu\t\t%b"},
{0x08001c00, 0x3e007c01, "ble\t\t%b"},
{0x08002400, 0x3e007c01, "blt\t\t%b"},
{0x08000c01, 0x3e007c01, "bleul\t\t%b"},
{0x08001c01, 0x3e007c01, "blel\t\t%b"},
{0x08002401, 0x3e007c01, "bltl\t\t%b"},
{0x08003c01, 0x3e007c01, "bl\t\t%b"},
{0x00004300, 0x00007f00, "bleu!\t\t%b"},
{0x00004700, 0x00007f00, "ble!\t\t%b"},
{0x00004900, 0x00007f00, "blt!\t\t%b"},
{0x08002800, 0x3e007c01, "bmi\t\t%b"},
{0x08002801, 0x3e007c01, "bmil\t\t%b"},
{0x00004a00, 0x00007f00, "bmi!\t\t%b"},
{0x08001400, 0x3e007c01, "bne\t\t%b"},
{0x08001401, 0x3e007c01, "bnel\t\t%b"},
{0x00004500, 0x00007f00, "bne!\t\t%b"},
{0x08002c00, 0x3e007c01, "bpl\t\t%b"},
{0x08002c01, 0x3e007c01, "bpll\t\t%b"},
{0x00004b00, 0x00007f00, "bpl!\t\t%b"},
{0x00000008, 0x3e007fff, "brcs\t\t%15-19r"},
{0x00000408, 0x3e007fff, "brcc\t\t%15-19r"},
{0x00000808, 0x3e007fff, "brgtu\t\t%15-19r"},
{0x00000c08, 0x3e007fff, "brleu\t\t%15-19r"},
{0x00001008, 0x3e007fff, "breq\t\t%15-19r"},
{0x00001408, 0x3e007fff, "brne\t\t%15-19r"},
{0x00001808, 0x3e007fff, "brgt\t\t%15-19r"},
{0x00001c08, 0x3e007fff, "brle\t\t%15-19r"},
{0x00002008, 0x3e007fff, "brge\t\t%15-19r"},
{0x00002408, 0x3e007fff, "brlt\t\t%15-19r"},
{0x00002808, 0x3e007fff, "brmi\t\t%15-19r"},
{0x00002c08, 0x3e007fff, "brpl\t\t%15-19r"},
{0x00003008, 0x3e007fff, "brvs\t\t%15-19r"},
{0x00003408, 0x3e007fff, "brvc\t\t%15-19r"},
{0x00003808, 0x3e007fff, "brcnz\t\t%15-19r"},
{0x00003c08, 0x3e007fff, "br\t\t%15-19r"},
{0x00000009, 0x3e007fff, "brcsl\t\t%15-19r"},
{0x00000409, 0x3e007fff, "brccl\t\t%15-19r"},
{0x00000809, 0x3e007fff, "brgtul\t\t%15-19r"},
{0x00000c09, 0x3e007fff, "brleul\t\t%15-19r"},
{0x00001009, 0x3e007fff, "breql\t\t%15-19r"},
{0x00001409, 0x3e007fff, "brnel\t\t%15-19r"},
{0x00001809, 0x3e007fff, "brgtl\t\t%15-19r"},
{0x00001c09, 0x3e007fff, "brlel\t\t%15-19r"},
{0x00002009, 0x3e007fff, "brgel\t\t%15-19r"},
{0x00002409, 0x3e007fff, "brltl\t\t%15-19r"},
{0x00002809, 0x3e007fff, "brmil\t\t%15-19r"},
{0x00002c09, 0x3e007fff, "brpll\t\t%15-19r"},
{0x00003009, 0x3e007fff, "brvsl\t\t%15-19r"},
{0x00003409, 0x3e007fff, "brvcl\t\t%15-19r"},
{0x00003809, 0x3e007fff, "brcnzl\t\t%15-19r"},
{0x00003c09, 0x3e007fff, "brl\t\t%15-19r"},
{0x00000004, 0x00007f0f, "brcs!\t\t%4-7r"},
{0x00000104, 0x00007f0f, "brcc!\t\t%4-7r"},
{0x00000204, 0x00007f0f, "brgtu!\t\t%4-7r"},
{0x00000304, 0x00007f0f, "brleu!\t\t%4-7r"},
{0x00000404, 0x00007f0f, "breq!\t\t%4-7r"},
{0x00000504, 0x00007f0f, "brne!\t\t%4-7r"},
{0x00000604, 0x00007f0f, "brgt!\t\t%4-7r"},
{0x00000704, 0x00007f0f, "brle!\t\t%4-7r"},
{0x00000804, 0x00007f0f, "brge!\t\t%4-7r"},
{0x00000904, 0x00007f0f, "brlt!\t\t%4-7r"},
{0x00000a04, 0x00007f0f, "brmi!\t\t%4-7r"},
{0x00000b04, 0x00007f0f, "brpl!\t\t%4-7r"},
{0x00000c04, 0x00007f0f, "brvs!\t\t%4-7r"},
{0x00000d04, 0x00007f0f, "brvc!\t\t%4-7r"},
{0x00000e04, 0x00007f0f, "brcnz!\t\t%4-7r"},
{0x00000f04, 0x00007f0f, "br!\t\t%4-7r"},
{0x0000000c, 0x00007f0f, "brcsl!\t\t%4-7r"},
{0x0000010c, 0x00007f0f, "brccl!\t\t%4-7r"},
{0x0000020c, 0x00007f0f, "brgtul!\t\t%4-7r"},
{0x0000030c, 0x00007f0f, "brleul!\t\t%4-7r"},
{0x0000040c, 0x00007f0f, "breql!\t\t%4-7r"},
{0x0000050c, 0x00007f0f, "brnel!\t\t%4-7r"},
{0x0000060c, 0x00007f0f, "brgtl!\t\t%4-7r"},
{0x0000070c, 0x00007f0f, "brlel!\t\t%4-7r"},
{0x0000080c, 0x00007f0f, "brgel!\t\t%4-7r"},
{0x0000090c, 0x00007f0f, "brltl!\t\t%4-7r"},
{0x00000a0c, 0x00007f0f, "brmil!\t\t%4-7r"},
{0x00000b0c, 0x00007f0f, "brpll!\t\t%4-7r"},
{0x00000c0c, 0x00007f0f, "brvsl!\t\t%4-7r"},
{0x00000d0c, 0x00007f0f, "brvcl!\t\t%4-7r"},
{0x00000e0c, 0x00007f0f, "brcnzl!\t\t%4-7r"},
{0x00000f0c, 0x00007f0f, "brl!\t\t%4-7r"},
{0x08003000, 0x3e007c01, "bvs\t\t%b"},
{0x08003400, 0x3e007c01, "bvc\t\t%b"},
{0x08003001, 0x3e007c01, "bvsl\t\t%b"},
{0x08003401, 0x3e007c01, "bvcl\t\t%b"},
{0x00004c00, 0x00007f00, "bvs!\t\t%b"},
{0x00004d00, 0x00007f00, "bvc!\t\t%b"},
{0x00004f00, 0x00007f00, "b!\t\t%b"},
{0x08003c00, 0x3e007c01, "b\t\t%b"},
{0x30000000, 0x3ff00000, "cache\t\t%20-24d, [%15-19r, %0-14i]"},
{0x30100000, 0x3ff00000, "cache\t\t%20-24d, [%15-19r, %0-14i]"},
{0x30200000, 0x3ff00000, "cache\t\t%20-24d, [%15-19r, %0-14i]"},
{0x30300000, 0x3ff00000, "cache\t\t%20-24d, [%15-19r, %0-14i]"},
{0x30400000, 0x3ff00000, "cache\t\t%20-24d, [%15-19r, %0-14i]"},
{0x30800000, 0x3ff00000, "cache\t\t%20-24d, [%15-19r, %0-14i]"},
{0x30900000, 0x3ff00000, "cache\t\t%20-24d, [%15-19r, %0-14i]"},
{0x30a00000, 0x3ff00000, "cache\t\t%20-24d, [%15-19r, %0-14i]"},
{0x30b00000, 0x3ff00000, "cache\t\t%20-24d, [%15-19r, %0-14i]"},
{0x30c00000, 0x3ff00000, "cache\t\t%20-24d, [%15-19r, %0-14i]"},
{0x30d00000, 0x3ff00000, "cache\t\t%20-24d, [%15-19r, %0-14i]"},
{0x30e00000, 0x3ff00000, "cache\t\t%20-24d, [%15-19r, %0-14i]"},
{0x31000000, 0x3ff00000, "cache\t\t%20-24d, [%15-19r, %0-14i]"},
{0x31100000, 0x3ff00000, "cache\t\t%20-24d, [%15-19r, %0-14i]"},
{0x31800000, 0x3ff00000, "cache\t\t%20-24d, [%15-19r, %0-14i]"},
{0x31a00000, 0x3ff00000, "cache\t\t%20-24d, [%15-19r, %0-14i]"},
{0x31b00000, 0x3ff00000, "cache\t\t%20-24d, [%15-19r, %0-14i]"},
{0x31c00000, 0x3ff00000, "cache\t\t%20-24d, [%15-19r, %0-14i]"},
{0x31d00000, 0x3ff00000, "cache\t\t%20-24d, [%15-19r, %0-14i]"},
{0x31e00000, 0x3ff00000, "cache\t\t%20-24d, [%15-19r, %0-14i]"},
{0x31f00000, 0x3ff00000, "cache\t\t%20-24d, [%15-19r, %0-14i]"},
{0x38000000, 0x3ff003ff, "mad\t\t%15-19r, %10-14r"},
{0x38000020, 0x3ff003ff, "madu\t\t%15-19r, %10-14r"},
{0x38000080, 0x3ff003ff, "mad.f\t\t%15-19r, %10-14r"},
{0x38000001, 0x3ff003ff, "msb\t\t%15-19r, %10-14r"},
{0x38000021, 0x3ff003ff, "msbu\t\t%15-19r, %10-14r"},
{0x38000081, 0x3ff003ff, "msb.f\t\t%15-19r, %10-14r"},
{0x38000102, 0x3ff003ff, "mazl\t\t%15-19r, %10-14r"},
{0x38000182, 0x3ff003ff, "mazl.f\t\t%15-19r, %10-14r"},
{0x38000002, 0x3ff003ff, "madl\t\t%15-19r, %10-14r"},
{0x380000c2, 0x3ff003ff, "madl.fs\t\t%15-19r, %10-14r"},
{0x38000303, 0x3ff003ff, "mazh\t\t%15-19r, %10-14r"},
{0x38000383, 0x3ff003ff, "mazh.f\t\t%15-19r, %10-14r"},
{0x38000203, 0x3ff003ff, "madh\t\t%15-19r, %10-14r"},
{0x380002c3, 0x3ff003ff, "madh.fs\t\t%15-19r, %10-14r"},
{0x38000007, 0x3e0003ff, "max\t\t%20-24r, %15-19r, %10-14r"},
{0x38000006, 0x3e0003ff, "min\t\t%20-24r, %15-19r, %10-14r"},
{0x38000104, 0x3ff003ff, "mszl\t\t%15-19r, %10-14r"},
{0x38000184, 0x3ff003ff, "mszl.f\t\t%15-19r, %10-14r"},
{0x38000004, 0x3ff003ff, "msbl\t\t%15-19r, %10-14r"},
{0x380000c4, 0x3ff003ff, "msbl.fs\t\t%15-19r, %10-14r"},
{0x38000305, 0x3ff003ff, "mszh\t\t%15-19r, %10-14r"},
{0x38000385, 0x3ff003ff, "mszh.f\t\t%15-19r, %10-14r"},
{0x38000205, 0x3ff003ff, "msbh\t\t%15-19r, %10-14r"},
{0x380002c5, 0x3ff003ff, "msbh.fs\t\t%15-19r, %10-14r"},
{0x3800004e, 0x3e0003ff, "sll.s\t\t%20-24r, %15-19r, %10-14r"},
{0x38000049, 0x3e0003ff, "sub.s\t\t%20-24r, %15-19r, %10-14r"},
{0x3800000d, 0x3e007fff, "clz\t\t%20-24r, %15-19r"},
{0x38000000, 0x3e000000, "ceinst\t\t%20-24d, %15-19r, %10-14r, %5-9d, %0-4d"},
{0x00000019, 0x3ff003ff, "cmpteq.c\t\t%15-19r, %10-14r"},
{0x00100019, 0x3ff003ff, "cmptmi.c\t\t%15-19r, %10-14r"},
{0x00300019, 0x3ff003ff, "cmp.c\t\t%15-19r, %10-14r"},
{0x0000001b, 0x3ff07fff, "cmpzteq.c\t%15-19r"},
{0x0010001b, 0x3ff07fff, "cmpztmi.c\t%15-19r"},
{0x0030001b, 0x3ff07fff, "cmpz.c\t\t%15-19r"},
{0x02040001, 0x3e0e0001, "cmpi.c\t\t%20-24r, %1-16i"},
{0x00002003, 0x0000700f, "cmp!\t\t%8-11r, %4-7r"},
{0x0c00000c, 0x3e00001f, "cop1\t\tc%20-24r, c%15-19r, c%10-14r, %5-9d"},
{0x0c000014, 0x3e00001f, "cop2\t\tc%20-24r, c%15-19r, c%10-14r, %5-9d"},
{0x0c00001c, 0x3e00001f, "cop3\t\tc%20-24r, c%15-19r, c%10-14r, %5-9d"},
{0x00000044, 0x3e0003ff, "div\t\t%15-19r, %10-14r"},
{0x00000046, 0x3e0003ff, "divu\t\t%15-19r, %10-14r"},
{0x0c0000a4, 0x3e0003ff, "drte"},
{0x00000058, 0x3e0003ff, "extsb\t\t%20-24r, %15-19r"},
{0x00000059, 0x3e0003ff, "extsb.c\t\t%20-24r, %15-19r"},
{0x0000005a, 0x3e0003ff, "extsh\t\t%20-24r, %15-19r"},
{0x0000005b, 0x3e0003ff, "extsh.c\t\t%20-24r, %15-19r"},
{0x0000005c, 0x3e0003ff, "extzb\t\t%20-24r, %15-19r"},
{0x0000005d, 0x3e0003ff, "extzb.c\t\t%20-24r, %15-19r"},
{0x0000005e, 0x3e0003ff, "extzh\t\t%20-24r, %15-19r"},
{0x0000005f, 0x3e0003ff, "extzh.c\t\t%20-24r, %15-19r"},
{0x04000001, 0x3e000001, "jl\t\t%j"},
{0x00003001, 0x00007001, "jl!\t\t%j"},
{0x00003000, 0x00007001, "j!\t\t%j"},
{0x04000000, 0x3e000001, "j\t\t%j"},
{0x26000000, 0x3e000000, "lb\t\t%20-24r, [%15-19r, %0-14i]"},
{0x2c000000, 0x3e000000, "lbu\t\t%20-24r, [%15-19r, %0-14i]"},
{0x06000003, 0x3e000007, "lb\t\t%20-24r, [%15-19r, %3-14i]+"},
{0x06000006, 0x3e000007, "lbu\t\t%20-24r, [%15-19r, %3-14i]+"},
{0x0e000003, 0x3e000007, "lb\t\t%20-24r, [%15-19r]+, %3-14i"},
{0x0e000006, 0x3e000007, "lbu\t\t%20-24r, [%15-19r]+, %3-14i"},
{0x0000200b, 0x0000700f, "lbu!\t\t%8-11r, [%4-7r]"},
{0x00007003, 0x00007007, "lbup!\t\t%8-11r, %3-7d"},
{0x00000060, 0x3e0003ff, "lcb\t\t[%15-19r]+"},
{0x00000062, 0x3e0003ff, "lcw\t\t%20-24r, [%15-19r]+"},
{0x00000066, 0x3e0003ff, "lce\t\t%20-24r, [%15-19r]+"},
{0x0c00000a, 0x3e00001f, "ldc1\t\tc%15-19r, [%20-24r, %5-14i]"},
{0x0c000012, 0x3e00001f, "ldc2\t\tc%15-19r, [%20-24r, %5-14i]"},
{0x0c00001a, 0x3e00001f, "ldc3\t\tc%15-19r, [%20-24r, %5-14i]"},
{0x22000000, 0x3e000000, "lh\t\t%20-24r, [%15-19r, %0-14i]"},
{0x24000000, 0x3e000000, "lhu\t\t%20-24r, [%15-19r, %0-14i]"},
{0x06000001, 0x3e000007, "lh\t\t%20-24r, [%15-19r, %3-14i]+"},
{0x06000002, 0x3e000007, "lhu\t\t%20-24r, [%15-19r, %3-14i]+"},
{0x0e000001, 0x3e000007, "lh\t\t%20-24r, [%15-19r]+, %3-14i"},
{0x0e000002, 0x3e000007, "lhu\t\t%20-24r, [%15-19r]+, %3-14i"},
{0x00002009, 0x0000700f, "lh!\t\t%8-11r, [%4-7r]"},
{0x00007001, 0x00007007, "lhp!\t\t%8-11r, %3-7d1"},
{0x020c0000, 0x3e0e0000, "ldi\t\t%20-24r, 0x%1-16x(%1-16i)"},
{0x0a0c0000, 0x3e0e0000, "ldis\t\t%20-24r, 0x%1-16x(%1-16i)"},
{0x00005000, 0x00007000, "ldiu!\t\t%8-11r, %0-7d"},
{0x0000000c, 0x3e0003ff, "alw\t\t%20-24r, [%15-19r]"},
{0x20000000, 0x3e000000, "lw\t\t%20-24r, [%15-19r, %0-14i]"},
{0x06000000, 0x3e000007, "lw\t\t%20-24r, [%15-19r, %3-14i]+"},
{0x0e000000, 0x3e000007, "lw\t\t%20-24r, [%15-19r]+, %3-14i"},
{0x00002008, 0x0000700f, "lw!\t\t%8-11r, [%4-7r]"},
{0x00007000, 0x00007007, "lwp!\t\t%8-11r, %3-7d2"},
{0x0000100b, 0x0000700f, "madh.fs!\t\t%8-11r, %4-7r"},
{0x0000100a, 0x0000700f, "madl.fs!\t\t%8-11r, %4-7r"},
{0x00001005, 0x0000700f, "madu!\t\t%8-11r, %4-7r"},
{0x00001004, 0x0000700f, "mad.f!\t\t%8-11r, %4-7r"},
{0x00001009, 0x0000700f, "mazh.f!\t\t%8-11r, %4-7r"},
{0x00001008, 0x0000700f, "mazl.f!\t\t%8-11r, %4-7r"},
{0x00000448, 0x3e007fff, "mfcel\t\t%20-24r"},
{0x00001001, 0x00007f0f, "mfcel!\t\t%4-7r"},
{0x00000848, 0x3e007fff, "mfceh\t\t%20-24r"},
{0x00001101, 0x00007f0f, "mfceh!\t\t%4-7r"},
{0x00000c48, 0x3e007fff, "mfcehl\t\t%20-24r, %15-19r"},
{0x00000048, 0x3e0003ff, "mfce\t\t%20-24r, er%10-14d"},
{0x00000050, 0x3e0003ff, "mfsr\t\t%20-24r, sr%10-14d"},
{0x0c000001, 0x3e00001f, "mfcr\t\t%20-24r, c%15-19r"},
{0x0c000009, 0x3e00001f, "mfc1\t\t%20-24r, c%15-19r"},
{0x0c000011, 0x3e00001f, "mfc2\t\t%20-24r, c%15-19r"},
{0x0c000019, 0x3e00001f, "mfc3\t\t%20-24r, c%15-19r"},
{0x0c00000f, 0x3e00001f, "mfcc1\t\t%20-24r, c%15-19r"},
{0x0c000017, 0x3e00001f, "mfcc2\t\t%20-24r, c%15-19r"},
{0x0c00001f, 0x3e00001f, "mfcc3\t\t%20-24r, c%15-19r"},
{0x00000002, 0x0000700f, "mhfl!\t\t%8-11R, %4-7r"},
{0x00000001, 0x0000700f, "mlfh!\t\t%8-11r, %4-7R"},
{0x00001006, 0x0000700f, "msb.f!\t\t%8-11r, %4-7r"},
{0x0000100f, 0x0000700f, "msbh.fs!\t\t%8-11r, %4-7r"},
{0x0000100e, 0x0000700f, "msbl.fs!\t\t%8-11r, %4-7r"},
{0x00001007, 0x0000700f, "msbu!\t\t%8-11r, %4-7r"},
{0x0000100d, 0x0000700f, "mszh.f!\t\t%8-11r, %4-7r"},
{0x0000100c, 0x0000700f, "mszl.f!\t\t%8-11r, %4-7r"},
{0x0000044a, 0x3e007fff, "mtcel\t\t%20-24r"},
{0x00001000, 0x00007f0f, "mtcel!\t\t%4-7r"},
{0x0000084a, 0x3e007fff, "mtceh\t\t%20-24r"},
{0x00001100, 0x00007f0f, "mtceh!\t\t%4-7r"},
{0x00000c4a, 0x3e007fff, "mtcehl\t\t%20-24r, %15-19r"},
{0x0000004a, 0x3e0003ff, "mtce\t\t%20-24r, er%10-14d"},
{0x00000052, 0x3e0003ff, "mtsr\t\t%15-19r, sr%10-14d"},
{0x0c000000, 0x3e00001f, "mtcr\t\t%20-24r, c%15-19r"},
{0x0c000008, 0x3e00001f, "mtc1\t\t%20-24r, c%15-19r"},
{0x0c000010, 0x3e00001f, "mtc2\t\t%20-24r, c%15-19r"},
{0x0c000018, 0x3e00001f, "mtc3\t\t%20-24r, c%15-19r"},
{0x0c00000e, 0x3e00001f, "mtcc1\t\t%20-24r, c%15-19r"},
{0x0c000016, 0x3e00001f, "mtcc2\t\t%20-24r, c%15-19r"},
{0x0c00001e, 0x3e00001f, "mtcc3\t\t%20-24r, c%15-19r"},
{0x00000040, 0x3e0003ff, "mul\t\t%15-19r, %10-14r"},
{0x00000040, 0x3e0003ff, "maz\t\t%15-19r, %10-14r"},
{0x00000041, 0x3e0003ff, "mul.f\t\t%15-19r, %10-14r"},
{0x00000041, 0x3e0003ff, "maz.f\t\t%15-19r, %10-14r"},
{0x00001002, 0x0000700f, "mul.f!\t\t%8-11r, %4-7r"},
{0x00000042, 0x3e0003ff, "mulu\t\t%15-19r, %10-14r"},
{0x00000042, 0x3e0003ff, "mazu\t\t%15-19r, %10-14r"},
{0x00001003, 0x0000700f, "mulu!\t\t%8-11r, %4-7r"},
{0x00000056, 0x3e007fff, "mvcs\t\t%20-24r, %15-19r"},
{0x00000456, 0x3e007fff, "mvcc\t\t%20-24r, %15-19r"},
{0x00000856, 0x3e007fff, "mvgtu\t\t%20-24r, %15-19r"},
{0x00000c56, 0x3e007fff, "mvleu\t\t%20-24r, %15-19r"},
{0x00001056, 0x3e007fff, "mveq\t\t%20-24r, %15-19r"},
{0x00001456, 0x3e007fff, "mvne\t\t%20-24r, %15-19r"},
{0x00001856, 0x3e007fff, "mvgt\t\t%20-24r, %15-19r"},
{0x00001c56, 0x3e007fff, "mvle\t\t%20-24r, %15-19r"},
{0x00002056, 0x3e007fff, "mvge\t\t%20-24r, %15-19r"},
{0x00002456, 0x3e007fff, "mvlt\t\t%20-24r, %15-19r"},
{0x00002856, 0x3e007fff, "mvmi\t\t%20-24r, %15-19r"},
{0x00002c56, 0x3e007fff, "mvpl\t\t%20-24r, %15-19r"},
{0x00003056, 0x3e007fff, "mvvs\t\t%20-24r, %15-19r"},
{0x00003456, 0x3e007fff, "mvvc\t\t%20-24r, %15-19r"},
{0x00003c56, 0x3e007fff, "mv\t\t%20-24r, %15-19r"},
{0x00000003, 0x0000700f, "mv!\t\t%8-11r, %4-7r"},
{0x0000001e, 0x3e0003ff, "neg\t\t%20-24r, %10-14r"},
{0x0000001f, 0x3e0003ff, "neg.c\t\t%20-24r, %10-14r"},
{0x00002002, 0x0000700f, "neg!\t\t%8-11r, %4-7r"},
{0x00000000, 0x3e0003ff, "nop"},
{0x00000024, 0x3e0003ff, "not\t\t%20-24r, %15-19r"},
{0x00000025, 0x3e0003ff, "not.c\t\t%20-24r, %15-19r"},
{0x00000000, 0x0000700f, "nop!"},
{0x00002006, 0x0000700f, "not!\t\t%8-11r, %4-7r"},
{0x00000022, 0x3e0003ff, "or\t\t%20-24r, %15-19r, %10-14r"},
{0x00000023, 0x3e0003ff, "or.c\t\t%20-24r, %15-19r, %10-14r"},
{0x020a0000, 0x3e0e0001, "ori\t\t%20-24r, 0x%1-16x"},
{0x020a0001, 0x3e0e0001, "ori.c\t\t%20-24r, 0x%1-16x"},
{0x0a0a0000, 0x3e0e0001, "oris\t\t%20-24r, 0x%1-16x"},
{0x0a0a0001, 0x3e0e0001, "oris.c\t\t%20-24r, 0x%1-16x"},
{0x1a000000, 0x3e000001, "orri\t\t%20-24r, %15-19r, 0x%1-14x"},
{0x1a000001, 0x3e000001, "orri.c\t\t%20-24r, %15-19r, 0x%1-14x"},
{0x00002005, 0x0000700f, "or!\t\t%8-11r, %4-7r"},
{0x0000000a, 0x3e0003ff, "pflush"},
{0x0000208a, 0x0000708f, "pop!\t\t%8-11R, [%4-6r]"},
{0x0000200a, 0x0000700f, "pop!\t\t%8-11r, [%4-7r]"},
{0x0000208e, 0x0000708f, "push!\t\t%8-11R, [%4-6r]"},
{0x0000200e, 0x0000700f, "push!\t\t%8-11r, [%4-7r]"},
{0x00000038, 0x3e0003ff, "ror\t\t%20-24r, %15-19r, %10-14r"},
{0x00000039, 0x3e0003ff, "ror.c\t\t%20-24r, %15-19r, %10-14r"},
{0x0000003b, 0x3e0003ff, "rorc.c\t\t%20-24r, %15-19r, %10-14r"},
{0x0000003c, 0x3e0003ff, "rol\t\t%20-24r, %15-19r, %10-14r"},
{0x0000003d, 0x3e0003ff, "rol.c\t\t%20-24r, %15-19r, %10-14r"},
{0x0000003f, 0x3e0003ff, "rolc.c\t\t%20-24r, %15-19r, %10-14r"},
{0x00000078, 0x3e0003ff, "rori\t\t%20-24r, %15-19r, %10-14d"},
{0x00000079, 0x3e0003ff, "rori.c\t\t%20-24r, %15-19r, %10-14d"},
{0x0000007b, 0x3e0003ff, "roric.c\t\t%20-24r, %15-19r, %10-14d"},
{0x0000007c, 0x3e0003ff, "roli\t\t%20-24r, %15-19r, %10-14d"},
{0x0000007d, 0x3e0003ff, "roli.c\t\t%20-24r, %15-19r, %10-14d"},
{0x0000007f, 0x3e0003ff, "rolic.c\t\t%20-24r, %15-19r, %10-14d"},
{0x0c000084, 0x3e0003ff, "rte"},
{0x2e000000, 0x3e000000, "sb\t\t%20-24r, [%15-19r, %0-14i]"},
{0x06000007, 0x3e000007, "sb\t\t%20-24r, [%15-19r, %3-14i]+"},
{0x0e000007, 0x3e000007, "sb\t\t%20-24r, [%15-19r]+, %3-14i"},
{0x0000200f, 0x0000700f, "sb!\t\t%8-11r, [%4-7r]"},
{0x00007007, 0x00007007, "sbp!\t\t%8-11r, %3-7d"},
{0x0000000e, 0x3e0003ff, "asw\t\t%20-24r, [%15-19r]"},
{0x00000068, 0x3e0003ff, "scb\t\t%20-24r, [%15-19r]+"},
{0x0000006a, 0x3e0003ff, "scw\t\t%20-24r, [%15-19r]+"},
{0x0000006e, 0x3e0003ff, "sce\t\t[%15-19r]+"},
{0x00000006, 0x3e0003ff, "sdbbp\t\t%15-19d"},
{0x00006002, 0x00007007, "sdbbp!\t\t%3-7d"},
{0x2a000000, 0x3e000000, "sh\t\t%20-24r, [%15-19r, %0-14i]"},
{0x06000005, 0x3e000007, "sh\t\t%20-24r, [%15-19r, %3-14i]+"},
{0x0e000005, 0x3e000007, "sh\t\t%20-24r, [%15-19r]+, %3-14i"},
{0x0000200d, 0x0000700f, "sh!\t\t%8-11r, [%4-7r]"},
{0x00007005, 0x00007007, "shp!\t\t%8-11r, %3-7d1"},
{0x0c0000c4, 0x3e0003ff, "sleep"},
{0x00000030, 0x3e0003ff, "sll\t\t%20-24r, %15-19r, %10-14r"},
{0x00000031, 0x3e0003ff, "sll.c\t\t%20-24r, %15-19r, %10-14r"},
{0x00000070, 0x3e0003ff, "slli\t\t%20-24r, %15-19r, %10-14d"},
{0x00000071, 0x3e0003ff, "slli.c\t\t%20-24r, %15-19r, %10-14d"},
{0x00000008, 0x0000700f, "sll!\t\t%8-11r, %4-7r"},
{0x00006001, 0x00007007, "slli!\t\t%8-11r, %3-7d"},
{0x00000034, 0x3e0003ff, "srl\t\t%20-24r, %15-19r, %10-14r"},
{0x00000035, 0x3e0003ff, "srl.c\t\t%20-24r, %15-19r, %10-14r"},
{0x00000036, 0x3e0003ff, "sra\t\t%20-24r, %15-19r, %10-14r"},
{0x00000037, 0x3e0003ff, "sra.c\t\t%20-24r, %15-19r, %10-14r"},
{0x00000074, 0x3e0003ff, "srli\t\t%20-24r, %15-19r, %10-14d"},
{0x00000075, 0x3e0003ff, "srli.c\t\t%20-24r, %15-19r, %10-14d"},
{0x00000076, 0x3e0003ff, "srai\t\t%20-24r, %15-19r, %10-14d"},
{0x00000077, 0x3e0003ff, "srai.c\t\t%20-24r, %15-19r, %10-14d"},
{0x0000000a, 0x0000700f, "srl!\t\t%8-11r, %4-7r"},
{0x00006003, 0x00007007, "srli!\t\t%8-11r, %3-7d"},
{0x0000000b, 0x0000700f, "sra!\t\t%8-11r, %4-7r"},
{0x0c00000b, 0x3e00001f, "stc1\t\tc%15-19r, [%20-24r, %5-14i]"},
{0x0c000013, 0x3e00001f, "stc2\t\tc%15-19r, [%20-24r, %5-14i]"},
{0x0c00001b, 0x3e00001f, "stc3\t\tc%15-19r, [%20-24r, %5-14i]"},
{0x00000014, 0x3e0003ff, "sub\t\t%20-24r, %15-19r, %10-14r"},
{0x00000015, 0x3e0003ff, "sub.c\t\t%20-24r, %15-19r, %10-14r"},
{0x00000016, 0x3e0003ff, "subc\t\t%20-24r, %15-19r, %10-14r"},
{0x00000017, 0x3e0003ff, "subc.c\t\t%20-24r, %15-19r, %10-14r"},
{0x00002001, 0x0000700f, "sub!\t\t%8-11r, %4-7r"},
{0x00006080, 0x00007087, "subei!\t\t%8-11r, %3-6d"},
{0x28000000, 0x3e000000, "sw\t\t%20-24r, [%15-19r, %0-14i]"},
{0x06000004, 0x3e000007, "sw\t\t%20-24r, [%15-19r, %3-14i]+"},
{0x0e000004, 0x3e000007, "sw\t\t%20-24r, [%15-19r]+, %3-14i"},
{0x0000200c, 0x0000700f, "sw!\t\t%8-11r, [%4-7r]"},
{0x00007004, 0x00007007, "swp!\t\t%8-11r, %3-7d2"},
{0x00000002, 0x3e0003ff, "syscall\t\t%10-24d"},
{0x00000054, 0x3e007fff, "tcs"},
{0x00000454, 0x3e007fff, "tcc"},
{0x00003854, 0x3e007fff, "tcnz"},
{0x00000005, 0x00007f0f, "tcs!"},
{0x00000105, 0x00007f0f, "tcc!"},
{0x00000e05, 0x00007f0f, "tcnz!"},
{0x00001054, 0x3e007fff, "teq"},
{0x00000405, 0x00007f0f, "teq!"},
{0x00000854, 0x3e007fff, "tgtu"},
{0x00001854, 0x3e007fff, "tgt"},
{0x00002054, 0x3e007fff, "tge"},
{0x00000205, 0x00007f0f, "tgtu!"},
{0x00000605, 0x00007f0f, "tgt!"},
{0x00000805, 0x00007f0f, "tge!"},
{0x00000c54, 0x3e007fff, "tleu"},
{0x00001c54, 0x3e007fff, "tle"},
{0x00002454, 0x3e007fff, "tlt"},
{0x0c000004, 0x3e0003ff, "stlb"},
{0x0c000024, 0x3e0003ff, "mftlb"},
{0x0c000044, 0x3e0003ff, "mtptlb"},
{0x0c000064, 0x3e0003ff, "mtrtlb"},
{0x00000305, 0x00007f0f, "tleu!"},
{0x00000705, 0x00007f0f, "tle!"},
{0x00000905, 0x00007f0f, "tlt!"},
{0x00002854, 0x3e007fff, "tmi"},
{0x00000a05, 0x00007f0f, "tmi!"},
{0x00001454, 0x3e007fff, "tne"},
{0x00000505, 0x00007f0f, "tne!"},
{0x00002c54, 0x3e007fff, "tpl"},
{0x00000b05, 0x00007f0f, "tpl!"},
{0x00000004, 0x3e007fff, "trapcs\t\t%15-19d"},
{0x00000404, 0x3e007fff, "trapcc\t\t%15-19d"},
{0x00000804, 0x3e007fff, "trapgtu\t\t%15-19d"},
{0x00000c04, 0x3e007fff, "trapleu\t\t%15-19d"},
{0x00001004, 0x3e007fff, "trapeq\t\t%15-19d"},
{0x00001404, 0x3e007fff, "trapne\t\t%15-19d"},
{0x00001804, 0x3e007fff, "trapgt\t\t%15-19d"},
{0x00001c04, 0x3e007fff, "traple\t\t%15-19d"},
{0x00002004, 0x3e007fff, "trapge\t\t%15-19d"},
{0x00002404, 0x3e007fff, "traplt\t\t%15-19d"},
{0x00002804, 0x3e007fff, "trapmi\t\t%15-19d"},
{0x00002c04, 0x3e007fff, "trappl\t\t%15-19d"},
{0x00003004, 0x3e007fff, "trapvs\t\t%15-19d"},
{0x00003404, 0x3e007fff, "trapvc\t\t%15-19d"},
{0x00003c04, 0x3e007fff, "trap\t\t%15-19d"},
{0x00003c54, 0x3e007fff, "tset"},
{0x00000f05, 0x00007f0f, "tset!"},
{0x00003054, 0x3e007fff, "tvs"},
{0x00003454, 0x3e007fff, "tvc"},
{0x00000c05, 0x00007f0f, "tvs!"},
{0x00000d05, 0x00007f0f, "tvc!"},
{0x00000026, 0x3e0003ff, "xor\t\t%20-24r, %15-19r, %10-14r"},
{0x00000027, 0x3e0003ff, "xor.c\t\t%20-24r, %15-19r, %10-14r"},
{0x00002007, 0x0000700f, "xor!\t\t%8-11r, %4-7r"}
};
typedef struct
{
const char *name;
const char *description;
const char *reg_names[32];
} score_regname;
static score_regname regnames[] =
{
{"gcc", "Select register names used by GCC",
{"r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7", "r8", "r9", "r10",
"r11", "r12", "r13", "r14", "r15", "r16", "r17", "r18", "r19", "r20",
"r21", "r22", "r23", "r24", "r25", "r26", "r27", "gp", "r29", "r30", "r31"}},
};
static unsigned int regname_selected = 0;
#define NUM_SCORE_REGNAMES NUM_ELEM (regnames)
#define score_regnames regnames[regname_selected].reg_names
/* s3_s7: opcodes and export prototypes. */
int
s7_print_insn (bfd_vma pc, struct disassemble_info *info, bfd_boolean little);
/* Print one instruction from PC on INFO->STREAM.
Return the size of the instruction. */
static int
print_insn_score32 (bfd_vma pc, struct disassemble_info *info, long given)
{
struct score_opcode *insn;
void *stream = info->stream;
fprintf_ftype func = info->fprintf_func;
for (insn = score_opcodes; insn->assembler; insn++)
{
if ((insn->mask & 0xffff0000) && (given & insn->mask) == insn->value)
{
char *c;
for (c = insn->assembler; *c; c++)
{
if (*c == '%')
{
switch (*++c)
{
case 'j':
{
int target;
if (info->flags & INSN_HAS_RELOC)
pc = 0;
target = (pc & 0xfe000000) | (given & 0x01fffffe);
(*info->print_address_func) (target, info);
}
break;
case 'b':
{
/* Sign-extend a 20-bit number. */
#define SEXT20(x) ((((x) & 0xfffff) ^ (~ 0x7ffff)) + 0x80000)
int disp = ((given & 0x01ff8000) >> 5) | (given & 0x3fe);
int target = (pc + SEXT20 (disp));
(*info->print_address_func) (target, info);
}
break;
case '0':
case '1':
case '2':
case '3':
case '4':
case '5':
case '6':
case '7':
case '8':
case '9':
{
int bitstart = *c++ - '0';
int bitend = 0;
while (*c >= '0' && *c <= '9')
bitstart = (bitstart * 10) + *c++ - '0';
switch (*c)
{
case '-':
c++;
while (*c >= '0' && *c <= '9')
bitend = (bitend * 10) + *c++ - '0';
if (!bitend)
abort ();
switch (*c)
{
case 'r':
{
long reg;
reg = given >> bitstart;
reg &= (2 << (bitend - bitstart)) - 1;
func (stream, "%s", score_regnames[reg]);
}
break;
case 'd':
{
long reg;
reg = given >> bitstart;
reg &= (2 << (bitend - bitstart)) - 1;
func (stream, "%ld", reg);
}
break;
case 'i':
{
long reg;
reg = given >> bitstart;
reg &= (2 << (bitend - bitstart)) - 1;
reg = ((reg ^ (1 << (bitend - bitstart))) -
(1 << (bitend - bitstart)));
if (((given & insn->mask) == 0x0c00000a) /* ldc1 */
|| ((given & insn->mask) == 0x0c000012) /* ldc2 */
|| ((given & insn->mask) == 0x0c00001c) /* ldc3 */
|| ((given & insn->mask) == 0x0c00000b) /* stc1 */
|| ((given & insn->mask) == 0x0c000013) /* stc2 */
|| ((given & insn->mask) == 0x0c00001b)) /* stc3 */
reg <<= 2;
func (stream, "%ld", reg);
}
break;
case 'x':
{
long reg;
reg = given >> bitstart;
reg &= (2 << (bitend - bitstart)) - 1;
func (stream, "%lx", reg);
}
break;
default:
abort ();
}
break;
case '`':
c++;
if ((given & (1 << bitstart)) == 0)
func (stream, "%c", *c);
break;
case '\'':
c++;
if ((given & (1 << bitstart)) != 0)
func (stream, "%c", *c);
break;
default:
abort ();
}
break;
}
* score-dis.c (print_insn_score48, print_insn_score32): Move default case label to proper lexical block. * score7-dis.c (print_insn_score32): Likewise.
2009-06-22 00:01:57 +00:00
default:
abort ();
Add support for Score7 architecture.
2009-03-02 10:33:08 +00:00
}
}
else
func (stream, "%c", *c);
}
return 4;
}
}
#if (SCORE_SIMULATOR_ACTIVE)
func (stream, _("<illegal instruction>"));
return 4;
#endif
abort ();
}
static void
print_insn_parallel_sym (struct disassemble_info *info)
{
void *stream = info->stream;
fprintf_ftype func = info->fprintf_func;
/* 10: 0000 nop!
4 space + 1 colon + 1 space + 1 tab + 8 opcode + 2 space + 1 tab.
FIXME: the space number is not accurate. */
func (stream, "%s", " ||\n \t \t");
}
/* Print one instruction from PC on INFO->STREAM.
Return the size of the instruction. */
static int
print_insn_score16 (bfd_vma pc, struct disassemble_info *info, long given)
{
struct score_opcode *insn;
void *stream = info->stream;
fprintf_ftype func = info->fprintf_func;
given &= 0xffff;
for (insn = score_opcodes; insn->assembler; insn++)
{
if (!(insn->mask & 0xffff0000) && (given & insn->mask) == insn->value)
{
char *c = insn->assembler;
info->bytes_per_chunk = 2;
info->bytes_per_line = 4;
given &= 0xffff;
for (; *c; c++)
{
if (*c == '%')
{
switch (*++c)
{
case 'j':
{
int target;
if (info->flags & INSN_HAS_RELOC)
pc = 0;
target = (pc & 0xfffff000) | (given & 0x00000ffe);
(*info->print_address_func) (target, info);
}
break;
case 'b':
{
/* Sign-extend a 9-bit number. */
#define SEXT9(x) ((((x) & 0x1ff) ^ (~ 0xff)) + 0x100)
int disp = (given & 0xff) << 1;
int target = (pc + SEXT9 (disp));
(*info->print_address_func) (target, info);
}
break;
case '0':
case '1':
case '2':
case '3':
case '4':
case '5':
case '6':
case '7':
case '8':
case '9':
{
int bitstart = *c++ - '0';
int bitend = 0;
while (*c >= '0' && *c <= '9')
bitstart = (bitstart * 10) + *c++ - '0';
switch (*c)
{
case '-':
{
long reg;
c++;
while (*c >= '0' && *c <= '9')
bitend = (bitend * 10) + *c++ - '0';
if (!bitend)
abort ();
reg = given >> bitstart;
reg &= (2 << (bitend - bitstart)) - 1;
switch (*c)
{
case 'R':
func (stream, "%s", score_regnames[reg + 16]);
break;
case 'r':
func (stream, "%s", score_regnames[reg]);
break;
case 'd':
if (*(c + 1) == '\0')
func (stream, "%ld", reg);
else
{
c++;
if (*c == '1')
func (stream, "%ld", reg << 1);
else if (*c == '2')
func (stream, "%ld", reg << 2);
}
break;
case 'x':
if (*(c + 1) == '\0')
func (stream, "%lx", reg);
else
{
c++;
if (*c == '1')
func (stream, "%lx", reg << 1);
else if (*c == '2')
func (stream, "%lx", reg << 2);
}
break;
case 'i':
reg = ((reg ^ (1 << bitend)) - (1 << bitend));
func (stream, "%ld", reg);
break;
default:
abort ();
}
}
break;
case '\'':
c++;
if ((given & (1 << bitstart)) != 0)
func (stream, "%c", *c);
break;
default:
abort ();
}
}
break;
default:
abort ();
}
}
else
func (stream, "%c", *c);
}
return 2;
}
}
#if (SCORE_SIMULATOR_ACTIVE)
func (stream, _("<illegal instruction>"));
return 2;
#endif
/* No match. */
abort ();
}
/*****************************************************************************/
/* s3_s7: exported functions. */
/* NOTE: There are no checks in these routines that
the relevant number of data bytes exist. */
int
s7_print_insn (bfd_vma pc, struct disassemble_info *info, bfd_boolean little)
{
unsigned char b[4];
long given;
long ridparity;
int status;
bfd_boolean insn_pce_p = FALSE;
bfd_boolean insn_16_p = FALSE;
info->display_endian = little ? BFD_ENDIAN_LITTLE : BFD_ENDIAN_BIG;
if (pc & 0x2)
{
info->bytes_per_chunk = 2;
status = info->read_memory_func (pc, (bfd_byte *) b, 2, info);
b[3] = b[2] = 0;
insn_16_p = TRUE;
}
else
{
info->bytes_per_chunk = 4;
status = info->read_memory_func (pc, (bfd_byte *) & b[0], 4, info);
if (status != 0)
{
info->bytes_per_chunk = 2;
status = info->read_memory_func (pc, (bfd_byte *) b, 2, info);
b[3] = b[2] = 0;
insn_16_p = TRUE;
}
}
if (status != 0)
{
info->memory_error_func (status, pc, info);
return -1;
}
if (little)
{
given = (b[0]) | (b[1] << 8) | (b[2] << 16) | (b[3] << 24);
}
else
{
given = (b[0] << 24) | (b[1] << 16) | (b[2] << 8) | (b[3]);
}
if ((given & 0x80008000) == 0x80008000)
{
insn_pce_p = FALSE;
insn_16_p = FALSE;
}
else if ((given & 0x8000) == 0x8000)
{
insn_pce_p = TRUE;
}
else
{
insn_16_p = TRUE;
}
/* 16 bit instruction. */
if (insn_16_p)
{
if (little)
{
given = b[0] | (b[1] << 8);
}
else
{
given = (b[0] << 8) | b[1];
}
status = print_insn_score16 (pc, info, given);
}
/* pce instruction. */
else if (insn_pce_p)
{
long other;
other = given & 0xFFFF;
given = (given & 0xFFFF0000) >> 16;
status = print_insn_score16 (pc, info, given);
print_insn_parallel_sym (info);
status += print_insn_score16 (pc, info, other);
/* disassemble_bytes() will output 4 byte per chunk for pce instructio. */
info->bytes_per_chunk = 4;
}
/* 32 bit instruction. */
else
{
/* Get rid of parity. */
ridparity = (given & 0x7FFF);
ridparity |= (given & 0x7FFF0000) >> 1;
given = ridparity;
status = print_insn_score32 (pc, info, given);
}
return status;
}
/*****************************************************************************/
Reference in a new issue Copy permalink