1997-05-01 22:33:23 +00:00
|
|
|
|
/* Main simulator entry points for the M32R.
|
1998-02-17 04:06:38 +00:00
|
|
|
|
Copyright (C) 1996, 1997, 1998 Free Software Foundation, Inc.
|
1997-05-01 22:33:23 +00:00
|
|
|
|
Contributed by Cygnus Support.
|
|
|
|
|
|
|
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
|
|
|
it under the terms of the GNU General Public License as published by
|
|
|
|
|
the Free Software Foundation; either version 2, or (at your option)
|
|
|
|
|
any later version.
|
|
|
|
|
|
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
|
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
GNU General Public License for more details.
|
|
|
|
|
|
|
|
|
|
You should have received a copy of the GNU General Public License along
|
|
|
|
|
with this program; if not, write to the Free Software Foundation, Inc.,
|
|
|
|
|
59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. */
|
|
|
|
|
|
|
|
|
|
#include "sim-main.h"
|
|
|
|
|
#ifdef HAVE_STDLIB_H
|
|
|
|
|
#include <stdlib.h>
|
|
|
|
|
#endif
|
1998-05-16 20:11:41 +00:00
|
|
|
|
#include "sim-options.h"
|
1997-05-01 22:33:23 +00:00
|
|
|
|
#include "libiberty.h"
|
|
|
|
|
#include "bfd.h"
|
1998-02-28 02:51:06 +00:00
|
|
|
|
#include "targ-vals.h"
|
1997-05-01 22:33:23 +00:00
|
|
|
|
|
1998-02-17 04:06:38 +00:00
|
|
|
|
static void free_state (SIM_DESC);
|
1998-02-28 02:51:06 +00:00
|
|
|
|
static void print_m32r_misc_cpu (SIM_CPU *cpu, int verbose);
|
1997-05-01 22:33:23 +00:00
|
|
|
|
|
1998-02-17 04:06:38 +00:00
|
|
|
|
/* Records simulator descriptor so utilities like m32r_dump_regs can be
|
|
|
|
|
called from gdb. */
|
|
|
|
|
SIM_DESC current_state;
|
|
|
|
|
|
|
|
|
|
/* Cover function of sim_state_free to free the cpu buffers as well. */
|
|
|
|
|
|
|
|
|
|
static void
|
|
|
|
|
free_state (SIM_DESC sd)
|
|
|
|
|
{
|
1998-05-16 20:11:41 +00:00
|
|
|
|
if (STATE_MODULES (sd) != NULL)
|
|
|
|
|
sim_module_uninstall (sd);
|
|
|
|
|
sim_cpu_free_all (sd);
|
1998-02-17 04:06:38 +00:00
|
|
|
|
sim_state_free (sd);
|
|
|
|
|
}
|
1997-05-01 22:33:23 +00:00
|
|
|
|
|
|
|
|
|
/* Create an instance of the simulator. */
|
|
|
|
|
|
|
|
|
|
SIM_DESC
|
1997-08-25 23:14:25 +00:00
|
|
|
|
sim_open (kind, callback, abfd, argv)
|
1997-05-01 22:33:23 +00:00
|
|
|
|
SIM_OPEN_KIND kind;
|
1997-08-25 23:14:25 +00:00
|
|
|
|
host_callback *callback;
|
|
|
|
|
struct _bfd *abfd;
|
1997-05-01 22:33:23 +00:00
|
|
|
|
char **argv;
|
|
|
|
|
{
|
1998-02-17 04:06:38 +00:00
|
|
|
|
SIM_DESC sd = sim_state_alloc (kind, callback);
|
1997-05-01 22:33:23 +00:00
|
|
|
|
|
1998-02-17 04:06:38 +00:00
|
|
|
|
/* The cpu data is kept in a separately allocated chunk of memory. */
|
1998-05-16 20:11:41 +00:00
|
|
|
|
if (sim_cpu_alloc_all (sd, 1, cgen_cpu_max_extra_bytes ()) != SIM_RC_OK)
|
1998-02-17 04:06:38 +00:00
|
|
|
|
{
|
|
|
|
|
free_state (sd);
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
1997-05-01 22:33:23 +00:00
|
|
|
|
|
1998-05-16 20:11:41 +00:00
|
|
|
|
#if 0 /* FIXME: pc is in mach-specific struct */
|
|
|
|
|
/* FIXME: watchpoints code shouldn't need this */
|
|
|
|
|
{
|
|
|
|
|
SIM_CPU *current_cpu = STATE_CPU (sd, 0);
|
|
|
|
|
STATE_WATCHPOINTS (sd)->pc = &(PC);
|
|
|
|
|
STATE_WATCHPOINTS (sd)->sizeof_pc = sizeof (PC);
|
|
|
|
|
}
|
|
|
|
|
#endif
|
|
|
|
|
|
1997-05-01 22:33:23 +00:00
|
|
|
|
if (sim_pre_argv_init (sd, argv[0]) != SIM_RC_OK)
|
1998-02-17 04:06:38 +00:00
|
|
|
|
{
|
|
|
|
|
free_state (sd);
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
1997-05-01 22:33:23 +00:00
|
|
|
|
|
|
|
|
|
#if 0 /* FIXME: 'twould be nice if we could do this */
|
|
|
|
|
/* These options override any module options.
|
|
|
|
|
Obviously ambiguity should be avoided, however the caller may wish to
|
|
|
|
|
augment the meaning of an option. */
|
|
|
|
|
if (extra_options != NULL)
|
|
|
|
|
sim_add_option_table (sd, extra_options);
|
|
|
|
|
#endif
|
|
|
|
|
|
1998-02-17 04:06:38 +00:00
|
|
|
|
/* Allocate core managed memory */
|
|
|
|
|
sim_do_commandf (sd, "memory region 0,0x%lx", M32R_DEFAULT_MEM_SIZE);
|
|
|
|
|
|
|
|
|
|
/* Allocate a handler for the MSPR register. */
|
|
|
|
|
sim_core_attach (sd, NULL,
|
|
|
|
|
0 /*level*/,
|
1998-05-16 20:11:41 +00:00
|
|
|
|
access_read_write,
|
1998-02-17 04:06:38 +00:00
|
|
|
|
0 /*space ???*/,
|
1998-05-16 20:11:41 +00:00
|
|
|
|
M32R_DEVICE_ADDR, M32R_DEVICE_LEN /*nr_bytes*/,
|
|
|
|
|
0 /*modulo*/,
|
|
|
|
|
&m32r_devices,
|
1998-02-17 04:06:38 +00:00
|
|
|
|
NULL /*buffer*/);
|
|
|
|
|
|
1997-05-01 22:33:23 +00:00
|
|
|
|
/* getopt will print the error message so we just have to exit if this fails.
|
|
|
|
|
FIXME: Hmmm... in the case of gdb we need getopt to call
|
|
|
|
|
print_filtered. */
|
|
|
|
|
if (sim_parse_args (sd, argv) != SIM_RC_OK)
|
|
|
|
|
{
|
1998-02-17 04:06:38 +00:00
|
|
|
|
free_state (sd);
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
1998-05-16 20:11:41 +00:00
|
|
|
|
/* check for/establish the reference program image */
|
1998-02-17 04:06:38 +00:00
|
|
|
|
if (sim_analyze_program (sd,
|
|
|
|
|
(STATE_PROG_ARGV (sd) != NULL
|
|
|
|
|
? *STATE_PROG_ARGV (sd)
|
|
|
|
|
: NULL),
|
|
|
|
|
abfd) != SIM_RC_OK)
|
|
|
|
|
{
|
|
|
|
|
free_state (sd);
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
1998-05-16 20:11:41 +00:00
|
|
|
|
/* If both cpu model and state architecture are set, ensure they're
|
|
|
|
|
compatible. If only one is set, set the other. If neither are set,
|
|
|
|
|
use the default model. STATE_ARCHITECTURE is the bfd_arch_info data
|
|
|
|
|
for the selected "mach" (bfd terminology). */
|
|
|
|
|
{
|
|
|
|
|
SIM_CPU *cpu = STATE_CPU (sd, 0);
|
|
|
|
|
|
|
|
|
|
if (! STATE_ARCHITECTURE (sd)
|
|
|
|
|
/* Only check cpu 0. STATE_ARCHITECTURE is for that one only. */
|
|
|
|
|
&& ! CPU_MACH (cpu))
|
|
|
|
|
{
|
|
|
|
|
/* Set the default model. */
|
|
|
|
|
const MODEL *model = sim_model_lookup (WITH_DEFAULT_MODEL);
|
|
|
|
|
sim_model_set (sd, NULL, model);
|
|
|
|
|
}
|
|
|
|
|
if (STATE_ARCHITECTURE (sd)
|
|
|
|
|
&& CPU_MACH (cpu))
|
|
|
|
|
{
|
|
|
|
|
if (strcmp (STATE_ARCHITECTURE (sd)->printable_name,
|
|
|
|
|
MACH_NAME (CPU_MACH (cpu))) != 0)
|
|
|
|
|
{
|
|
|
|
|
sim_io_eprintf (sd, "invalid model `%s' for `%s'\n",
|
|
|
|
|
MODEL_NAME (CPU_MODEL (cpu)),
|
|
|
|
|
STATE_ARCHITECTURE (sd)->printable_name);
|
|
|
|
|
free_state (sd);
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
else if (STATE_ARCHITECTURE (sd))
|
|
|
|
|
{
|
|
|
|
|
/* Use the default model for the selected machine.
|
|
|
|
|
The default model is the first one in the list. */
|
|
|
|
|
const MACH *mach = sim_mach_lookup (STATE_ARCHITECTURE (sd)->printable_name);
|
|
|
|
|
sim_model_set (sd, NULL, MACH_MODELS (mach));
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
STATE_ARCHITECTURE (sd) = bfd_scan_arch (MACH_NAME (CPU_MACH (cpu)));
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
1998-02-17 04:06:38 +00:00
|
|
|
|
/* Establish any remaining configuration options. */
|
|
|
|
|
if (sim_config (sd) != SIM_RC_OK)
|
|
|
|
|
{
|
|
|
|
|
free_state (sd);
|
1997-05-01 22:33:23 +00:00
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
if (sim_post_argv_init (sd) != SIM_RC_OK)
|
|
|
|
|
{
|
1998-02-17 04:06:38 +00:00
|
|
|
|
free_state (sd);
|
1997-05-01 22:33:23 +00:00
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Initialize various cgen things not done by common framework. */
|
|
|
|
|
cgen_init (sd);
|
|
|
|
|
|
1998-02-17 04:06:38 +00:00
|
|
|
|
{
|
1998-05-16 20:11:41 +00:00
|
|
|
|
int c;
|
1997-08-25 23:14:25 +00:00
|
|
|
|
|
1998-05-16 20:11:41 +00:00
|
|
|
|
for (c = 0; c < MAX_NR_PROCESSORS; ++c)
|
1998-02-28 02:51:06 +00:00
|
|
|
|
{
|
|
|
|
|
/* Only needed for profiling, but the structure member is small. */
|
1998-05-16 20:11:41 +00:00
|
|
|
|
memset (& CPU_M32R_MISC_PROFILE (STATE_CPU (sd, c)), 0,
|
|
|
|
|
sizeof (CPU_M32R_MISC_PROFILE (STATE_CPU (sd, c))));
|
1998-02-28 02:51:06 +00:00
|
|
|
|
/* Hook in callback for reporting these stats */
|
1998-05-16 20:11:41 +00:00
|
|
|
|
PROFILE_INFO_CPU_CALLBACK (CPU_PROFILE_DATA (STATE_CPU (sd, c)))
|
1998-02-28 02:51:06 +00:00
|
|
|
|
= print_m32r_misc_cpu;
|
|
|
|
|
}
|
1998-02-17 04:06:38 +00:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Store in a global so things like sparc32_dump_regs can be invoked
|
|
|
|
|
from the gdb command line. */
|
|
|
|
|
current_state = sd;
|
1997-05-01 22:33:23 +00:00
|
|
|
|
|
1998-02-17 04:06:38 +00:00
|
|
|
|
return sd;
|
1997-05-01 22:33:23 +00:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void
|
|
|
|
|
sim_close (sd, quitting)
|
|
|
|
|
SIM_DESC sd;
|
|
|
|
|
int quitting;
|
|
|
|
|
{
|
|
|
|
|
sim_module_uninstall (sd);
|
|
|
|
|
}
|
1998-02-17 04:06:38 +00:00
|
|
|
|
|
1997-05-01 22:33:23 +00:00
|
|
|
|
SIM_RC
|
1997-08-27 04:44:41 +00:00
|
|
|
|
sim_create_inferior (sd, abfd, argv, envp)
|
1997-05-01 22:33:23 +00:00
|
|
|
|
SIM_DESC sd;
|
1997-08-27 04:44:41 +00:00
|
|
|
|
struct _bfd *abfd;
|
1997-05-01 22:33:23 +00:00
|
|
|
|
char **argv;
|
|
|
|
|
char **envp;
|
|
|
|
|
{
|
1998-02-17 04:06:38 +00:00
|
|
|
|
SIM_CPU *current_cpu = STATE_CPU (sd, 0);
|
|
|
|
|
SIM_ADDR addr;
|
|
|
|
|
|
|
|
|
|
if (abfd != NULL)
|
|
|
|
|
addr = bfd_get_start_address (abfd);
|
|
|
|
|
else
|
|
|
|
|
addr = 0;
|
1998-05-16 20:11:41 +00:00
|
|
|
|
sim_pc_set (current_cpu, addr);
|
1998-02-17 04:06:38 +00:00
|
|
|
|
|
1997-05-01 22:33:23 +00:00
|
|
|
|
#if 0
|
|
|
|
|
STATE_ARGV (sd) = sim_copy_argv (argv);
|
|
|
|
|
STATE_ENVP (sd) = sim_copy_argv (envp);
|
|
|
|
|
#endif
|
1998-02-17 04:06:38 +00:00
|
|
|
|
|
1997-05-01 22:33:23 +00:00
|
|
|
|
return SIM_RC_OK;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
int
|
|
|
|
|
sim_stop (SIM_DESC sd)
|
|
|
|
|
{
|
1998-02-17 04:06:38 +00:00
|
|
|
|
switch (STATE_ARCHITECTURE (sd)->mach)
|
|
|
|
|
{
|
|
|
|
|
case bfd_mach_m32r :
|
1998-05-16 20:11:41 +00:00
|
|
|
|
return m32r_engine_stop (sd, NULL, NULL_CIA, sim_stopped, SIM_SIGINT);
|
1998-02-17 04:06:38 +00:00
|
|
|
|
/* start-sanitize-m32rx */
|
|
|
|
|
#ifdef HAVE_CPU_M32RX
|
|
|
|
|
case bfd_mach_m32rx :
|
1998-05-16 20:11:41 +00:00
|
|
|
|
return m32rx_engine_stop (sd, NULL, NULL_CIA, sim_stopped, SIM_SIGINT);
|
|
|
|
|
#endif
|
|
|
|
|
/* end-sanitize-m32rx */
|
|
|
|
|
default :
|
|
|
|
|
abort ();
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* This isn't part of the official interface.
|
|
|
|
|
This is just a good place to put this for now. */
|
|
|
|
|
|
|
|
|
|
void
|
|
|
|
|
sim_sync_stop (SIM_DESC sd, SIM_CPU *cpu, PCADDR pc, enum sim_stop reason, int sigrc)
|
|
|
|
|
{
|
|
|
|
|
switch (STATE_ARCHITECTURE (sd)->mach)
|
|
|
|
|
{
|
|
|
|
|
case bfd_mach_m32r :
|
|
|
|
|
(void) m32r_engine_stop (sd, cpu, pc, reason, sigrc);
|
|
|
|
|
break;
|
|
|
|
|
/* start-sanitize-m32rx */
|
|
|
|
|
#ifdef HAVE_CPU_M32RX
|
|
|
|
|
case bfd_mach_m32rx :
|
|
|
|
|
(void) m32rx_engine_stop (sd, cpu, pc, reason, sigrc);
|
|
|
|
|
break;
|
1998-02-17 04:06:38 +00:00
|
|
|
|
#endif
|
|
|
|
|
/* end-sanitize-m32rx */
|
|
|
|
|
default :
|
|
|
|
|
abort ();
|
|
|
|
|
}
|
1997-05-01 22:33:23 +00:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void
|
|
|
|
|
sim_resume (sd, step, siggnal)
|
|
|
|
|
SIM_DESC sd;
|
|
|
|
|
int step, siggnal;
|
|
|
|
|
{
|
1998-05-16 20:11:41 +00:00
|
|
|
|
sim_module_resume (sd);
|
|
|
|
|
|
1998-02-17 04:06:38 +00:00
|
|
|
|
switch (STATE_ARCHITECTURE (sd)->mach)
|
1997-05-01 22:33:23 +00:00
|
|
|
|
{
|
1998-02-17 04:06:38 +00:00
|
|
|
|
case bfd_mach_m32r :
|
|
|
|
|
m32r_engine_run (sd, step, siggnal);
|
1997-05-01 22:33:23 +00:00
|
|
|
|
break;
|
1998-02-17 04:06:38 +00:00
|
|
|
|
/* start-sanitize-m32rx */
|
|
|
|
|
#ifdef HAVE_CPU_M32RX
|
|
|
|
|
case bfd_mach_m32rx :
|
|
|
|
|
m32rx_engine_run (sd, step, siggnal);
|
1997-05-01 22:33:23 +00:00
|
|
|
|
break;
|
1998-02-17 04:06:38 +00:00
|
|
|
|
#endif
|
|
|
|
|
/* end-sanitize-m32rx */
|
|
|
|
|
default :
|
|
|
|
|
abort ();
|
1997-05-01 22:33:23 +00:00
|
|
|
|
}
|
1998-05-16 20:11:41 +00:00
|
|
|
|
|
|
|
|
|
sim_module_suspend (sd);
|
1997-05-01 22:33:23 +00:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* PROFILE_CPU_CALLBACK */
|
|
|
|
|
|
|
|
|
|
static void
|
|
|
|
|
print_m32r_misc_cpu (SIM_CPU *cpu, int verbose)
|
|
|
|
|
{
|
|
|
|
|
SIM_DESC sd = CPU_STATE (cpu);
|
1997-05-05 13:21:04 +00:00
|
|
|
|
char buf[20];
|
1997-05-01 22:33:23 +00:00
|
|
|
|
|
|
|
|
|
if (CPU_PROFILE_FLAGS (cpu) [PROFILE_INSN_IDX])
|
|
|
|
|
{
|
|
|
|
|
sim_io_printf (sd, "Miscellaneous Statistics\n\n");
|
1997-05-05 13:21:04 +00:00
|
|
|
|
sim_io_printf (sd, " %-*s %s\n\n",
|
1997-05-01 22:33:23 +00:00
|
|
|
|
PROFILE_LABEL_WIDTH, "Fill nops:",
|
1997-05-05 13:21:04 +00:00
|
|
|
|
sim_add_commas (buf, sizeof (buf),
|
1998-02-17 04:06:38 +00:00
|
|
|
|
CPU_M32R_MISC_PROFILE (cpu).fillnop_count));
|
1997-05-01 22:33:23 +00:00
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* The contents of BUF are in target byte order. */
|
|
|
|
|
|
1998-02-17 04:06:38 +00:00
|
|
|
|
int
|
|
|
|
|
sim_fetch_register (sd, rn, buf, length)
|
1997-05-01 22:33:23 +00:00
|
|
|
|
SIM_DESC sd;
|
|
|
|
|
int rn;
|
|
|
|
|
unsigned char *buf;
|
1998-02-17 04:06:38 +00:00
|
|
|
|
int length;
|
1997-05-01 22:33:23 +00:00
|
|
|
|
{
|
1998-05-16 20:11:41 +00:00
|
|
|
|
SIM_CPU *cpu = STATE_CPU (sd, 0);
|
|
|
|
|
|
|
|
|
|
return (* CPU_REG_FETCH (cpu)) (cpu, rn, buf, length);
|
1997-05-01 22:33:23 +00:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* The contents of BUF are in target byte order. */
|
|
|
|
|
|
1998-02-17 04:06:38 +00:00
|
|
|
|
int
|
|
|
|
|
sim_store_register (sd, rn, buf, length)
|
1997-05-01 22:33:23 +00:00
|
|
|
|
SIM_DESC sd;
|
|
|
|
|
int rn;
|
|
|
|
|
unsigned char *buf;
|
1998-02-17 04:06:38 +00:00
|
|
|
|
int length;
|
1997-05-01 22:33:23 +00:00
|
|
|
|
{
|
1998-05-16 20:11:41 +00:00
|
|
|
|
SIM_CPU *cpu = STATE_CPU (sd, 0);
|
|
|
|
|
|
|
|
|
|
return (* CPU_REG_STORE (cpu)) (cpu, rn, buf, length);
|
1997-05-01 22:33:23 +00:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void
|
|
|
|
|
sim_do_command (sd, cmd)
|
|
|
|
|
SIM_DESC sd;
|
|
|
|
|
char *cmd;
|
|
|
|
|
{
|
1998-02-17 04:06:38 +00:00
|
|
|
|
if (sim_args_command (sd, cmd) != SIM_RC_OK)
|
|
|
|
|
sim_io_eprintf (sd, "Unknown command `%s'\n", cmd);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* The semantic code invokes this for illegal (unrecognized) instructions. */
|
|
|
|
|
|
|
|
|
|
void
|
|
|
|
|
sim_engine_illegal_insn (current_cpu, pc)
|
|
|
|
|
SIM_CPU *current_cpu;
|
|
|
|
|
PCADDR pc;
|
|
|
|
|
{
|
|
|
|
|
sim_engine_halt (CPU_STATE (current_cpu), current_cpu, NULL, pc,
|
|
|
|
|
sim_stopped, SIM_SIGILL);
|
1997-05-01 22:33:23 +00:00
|
|
|
|
}
|
1998-02-28 02:51:06 +00:00
|
|
|
|
|
1998-05-16 20:11:41 +00:00
|
|
|
|
/* Utility fns to access registers, without knowing the current mach. */
|
1998-02-28 02:51:06 +00:00
|
|
|
|
|
|
|
|
|
SI
|
|
|
|
|
h_gr_get (SIM_CPU *current_cpu, UINT regno)
|
|
|
|
|
{
|
|
|
|
|
switch (STATE_ARCHITECTURE (CPU_STATE (current_cpu))->mach)
|
|
|
|
|
{
|
|
|
|
|
case bfd_mach_m32r :
|
|
|
|
|
return m32r_h_gr_get (current_cpu, regno);
|
|
|
|
|
/* start-sanitize-m32rx */
|
|
|
|
|
#ifdef HAVE_CPU_M32RX
|
|
|
|
|
case bfd_mach_m32rx :
|
|
|
|
|
return m32rx_h_gr_get (current_cpu, regno);
|
|
|
|
|
#endif
|
|
|
|
|
/* end-sanitize-m32rx */
|
|
|
|
|
default :
|
|
|
|
|
abort ();
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void
|
|
|
|
|
h_gr_set (SIM_CPU *current_cpu, UINT regno, SI newval)
|
|
|
|
|
{
|
|
|
|
|
switch (STATE_ARCHITECTURE (CPU_STATE (current_cpu))->mach)
|
|
|
|
|
{
|
|
|
|
|
case bfd_mach_m32r :
|
|
|
|
|
m32r_h_gr_set (current_cpu, regno, newval);
|
|
|
|
|
break;
|
|
|
|
|
/* start-sanitize-m32rx */
|
|
|
|
|
#ifdef HAVE_CPU_M32RX
|
|
|
|
|
case bfd_mach_m32rx :
|
|
|
|
|
m32rx_h_gr_set (current_cpu, regno, newval);
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
|
|
|
|
/* end-sanitize-m32rx */
|
|
|
|
|
default :
|
|
|
|
|
abort ();
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Read/write functions for system call interface. */
|
|
|
|
|
|
|
|
|
|
static int
|
|
|
|
|
syscall_read_mem (host_callback *cb, struct cb_syscall *sc,
|
|
|
|
|
unsigned long taddr, char *buf, int bytes)
|
|
|
|
|
{
|
|
|
|
|
SIM_DESC sd = (SIM_DESC) sc->p1;
|
|
|
|
|
SIM_CPU *cpu = (SIM_CPU *) sc->p2;
|
|
|
|
|
|
1998-05-16 20:11:41 +00:00
|
|
|
|
return sim_core_read_buffer (sd, cpu, read_map, buf, taddr, bytes);
|
1998-02-28 02:51:06 +00:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static int
|
|
|
|
|
syscall_write_mem (host_callback *cb, struct cb_syscall *sc,
|
|
|
|
|
unsigned long taddr, const char *buf, int bytes)
|
|
|
|
|
{
|
|
|
|
|
SIM_DESC sd = (SIM_DESC) sc->p1;
|
|
|
|
|
SIM_CPU *cpu = (SIM_CPU *) sc->p2;
|
|
|
|
|
|
1998-05-16 20:11:41 +00:00
|
|
|
|
return sim_core_write_buffer (sd, cpu, write_map, buf, taddr, bytes);
|
1998-02-28 02:51:06 +00:00
|
|
|
|
}
|
|
|
|
|
|
1998-05-16 20:11:41 +00:00
|
|
|
|
/* Trap support.
|
|
|
|
|
The result is the pc address to continue at. */
|
1998-02-28 02:51:06 +00:00
|
|
|
|
|
1998-05-16 20:11:41 +00:00
|
|
|
|
USI
|
1998-02-28 02:51:06 +00:00
|
|
|
|
do_trap (SIM_CPU *current_cpu, int num)
|
|
|
|
|
{
|
|
|
|
|
SIM_DESC sd = CPU_STATE (current_cpu);
|
|
|
|
|
host_callback *cb = STATE_CALLBACK (sd);
|
|
|
|
|
|
1998-05-16 20:11:41 +00:00
|
|
|
|
#ifdef SIM_HAVE_BREAKPOINTS
|
|
|
|
|
/* Check for breakpoints "owned" by the simulator first, regardless
|
|
|
|
|
of --environment. */
|
|
|
|
|
if (num == 1)
|
|
|
|
|
{
|
|
|
|
|
/* First try sim-break.c. If it's a breakpoint the simulator "owns"
|
|
|
|
|
it doesn't return. Otherwise it returns and let's us try. */
|
|
|
|
|
sim_handle_breakpoint (sd, current_cpu, sim_pc_get (current_cpu));
|
|
|
|
|
/* Fall through. */
|
|
|
|
|
}
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
if (STATE_ENVIRONMENT (sd) == OPERATING_ENVIRONMENT)
|
|
|
|
|
{
|
|
|
|
|
/* The new pc is the trap vector entry.
|
|
|
|
|
We assume there's a branch there to some handler. */
|
|
|
|
|
USI new_pc = num * 4;
|
|
|
|
|
return new_pc;
|
|
|
|
|
}
|
|
|
|
|
|
1998-02-28 02:51:06 +00:00
|
|
|
|
switch (num)
|
|
|
|
|
{
|
|
|
|
|
case 0 :
|
|
|
|
|
/* Trap 0 is used for system calls. */
|
|
|
|
|
{
|
|
|
|
|
CB_SYSCALL s;
|
|
|
|
|
|
|
|
|
|
CB_SYSCALL_INIT (&s);
|
|
|
|
|
s.func = h_gr_get (current_cpu, 0);
|
|
|
|
|
s.arg1 = h_gr_get (current_cpu, 1);
|
|
|
|
|
s.arg2 = h_gr_get (current_cpu, 2);
|
|
|
|
|
s.arg3 = h_gr_get (current_cpu, 3);
|
|
|
|
|
|
|
|
|
|
if (s.func == TARGET_SYS_exit)
|
|
|
|
|
{
|
1998-05-16 20:11:41 +00:00
|
|
|
|
sim_engine_halt (sd, current_cpu, NULL, sim_pc_get (current_cpu),
|
1998-02-28 02:51:06 +00:00
|
|
|
|
sim_exited, s.arg1);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
s.p1 = (PTR) sd;
|
|
|
|
|
s.p2 = (PTR) current_cpu;
|
|
|
|
|
s.read_mem = syscall_read_mem;
|
|
|
|
|
s.write_mem = syscall_write_mem;
|
|
|
|
|
cb_syscall (STATE_CALLBACK (sd), &s);
|
|
|
|
|
h_gr_set (current_cpu, 2, s.errcode);
|
|
|
|
|
h_gr_set (current_cpu, 0, s.result);
|
|
|
|
|
h_gr_set (current_cpu, 1, s.result2);
|
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
case 1: /* breakpoint trap */
|
|
|
|
|
sim_engine_halt (sd, current_cpu, NULL, NULL_CIA,
|
|
|
|
|
sim_stopped, SIM_SIGTRAP);
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
|
|
default :
|
1998-05-19 23:52:23 +00:00
|
|
|
|
{
|
|
|
|
|
USI new_pc = num * 4;
|
|
|
|
|
return new_pc;
|
|
|
|
|
}
|
1998-02-28 02:51:06 +00:00
|
|
|
|
}
|
1998-05-16 20:11:41 +00:00
|
|
|
|
|
|
|
|
|
/* Fake an "rte" insn. */
|
|
|
|
|
return (sim_pc_get (current_cpu) & -4) + 4;
|
1998-02-28 02:51:06 +00:00
|
|
|
|
}
|