1999-04-16 01:35:26 +00:00
|
|
|
/* Target machine description for SGI Iris under Irix 5, for GDB.
|
2001-03-06 08:22:02 +00:00
|
|
|
Copyright 1990, 1991, 1992, 1993, 1994, 1995, 1998, 2000
|
|
|
|
Free Software Foundation, Inc.
|
1999-04-16 01:35:26 +00:00
|
|
|
|
1999-07-07 20:19:36 +00:00
|
|
|
This file is part of GDB.
|
1999-04-16 01:35:26 +00:00
|
|
|
|
1999-07-07 20:19:36 +00:00
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
|
|
it under the terms of the GNU General Public License as published by
|
|
|
|
the Free Software Foundation; either version 2 of the License, or
|
|
|
|
(at your option) any later version.
|
1999-04-16 01:35:26 +00:00
|
|
|
|
1999-07-07 20:19:36 +00:00
|
|
|
This program is distributed in the hope that it will be useful,
|
|
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
GNU General Public License for more details.
|
1999-04-16 01:35:26 +00:00
|
|
|
|
1999-07-07 20:19:36 +00:00
|
|
|
You should have received a copy of the GNU General Public License
|
|
|
|
along with this program; if not, write to the Free Software
|
|
|
|
Foundation, Inc., 59 Temple Place - Suite 330,
|
|
|
|
Boston, MA 02111-1307, USA. */
|
1999-04-16 01:35:26 +00:00
|
|
|
|
2003-09-11 14:00:55 +00:00
|
|
|
#include "mips/tm-mips.h"
|
|
|
|
|
|
|
|
/* Redefine register numbers for SGI. */
|
|
|
|
|
|
|
|
#undef MIPS_REGISTER_NAMES
|
|
|
|
#undef FP0_REGNUM
|
|
|
|
#undef PC_REGNUM
|
|
|
|
#undef HI_REGNUM
|
|
|
|
#undef LO_REGNUM
|
|
|
|
#undef CAUSE_REGNUM
|
|
|
|
#undef BADVADDR_REGNUM
|
|
|
|
#undef FCRCS_REGNUM
|
|
|
|
#undef FCRIR_REGNUM
|
|
|
|
|
|
|
|
/* Initializer for an array of names for registers 32 and above.
|
|
|
|
There should be NUM_REGS-32 strings in this initializer. */
|
|
|
|
|
|
|
|
#define MIPS_REGISTER_NAMES \
|
|
|
|
{ "f0", "f1", "f2", "f3", "f4", "f5", "f6", "f7", \
|
|
|
|
"f8", "f9", "f10", "f11", "f12", "f13", "f14", "f15", \
|
|
|
|
"f16", "f17", "f18", "f19", "f20", "f21", "f22", "f23",\
|
|
|
|
"f24", "f25", "f26", "f27", "f28", "f29", "f30", "f31",\
|
|
|
|
"pc", "cause", "bad", "hi", "lo", "fsr", "fir" \
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Register numbers of various important registers.
|
|
|
|
Note that some of these values are "real" register numbers,
|
|
|
|
and correspond to the general registers of the machine,
|
|
|
|
and some are "phony" register numbers which are too large
|
|
|
|
to be actual register numbers as far as the user is concerned
|
|
|
|
but do serve to get the desired values when passed to read_register. */
|
|
|
|
|
|
|
|
#define FP0_REGNUM 32 /* Floating point register 0 (single float) */
|
|
|
|
#define PC_REGNUM 64 /* Contains program counter */
|
|
|
|
#define CAUSE_REGNUM 65 /* describes last exception */
|
|
|
|
#define BADVADDR_REGNUM 66 /* bad vaddr for addressing exception */
|
|
|
|
#define HI_REGNUM 67 /* Multiple/divide temp */
|
|
|
|
#define LO_REGNUM 68 /* ... */
|
|
|
|
#define FCRCS_REGNUM 69 /* FP control/status */
|
|
|
|
#define FCRIR_REGNUM 70 /* FP implementation/revision */
|
|
|
|
|
|
|
|
/* Offsets for register values in _sigtramp frame.
|
|
|
|
sigcontext is immediately above the _sigtramp frame on Irix. */
|
|
|
|
#define SIGFRAME_BASE 0x0
|
|
|
|
#define SIGFRAME_PC_OFF (SIGFRAME_BASE + 2 * 4)
|
|
|
|
#define SIGFRAME_REGSAVE_OFF (SIGFRAME_BASE + 3 * 4)
|
|
|
|
#define SIGFRAME_FPREGSAVE_OFF (SIGFRAME_BASE + 3 * 4 + 32 * 4 + 4)
|
1999-04-16 01:35:26 +00:00
|
|
|
|
2000-05-08 02:53:04 +00:00
|
|
|
/* FIXME: cagney/2000-04-04: Testing the _MIPS_SIM_NABI32 and
|
|
|
|
_MIPS_SIM in a tm-*.h file is simply wrong! Those are
|
|
|
|
host-dependant macros (provided by /usr/include) and stop any
|
|
|
|
chance of the target being cross compiled */
|
1999-04-16 01:35:26 +00:00
|
|
|
#if defined (_MIPS_SIM_NABI32) && _MIPS_SIM == _MIPS_SIM_NABI32
|
|
|
|
/*
|
|
|
|
* Irix 6 (n32 ABI) has 32-bit GP regs and 64-bit FP regs
|
|
|
|
*/
|
|
|
|
|
2003-06-21 Andrew Cagney <cagney@redhat.com>
* mips-tdep.c: Include "reggroups.h" and "sim-regno.h".
(mips_register_name): Return names for NUM_REGS..2*NUM_REGS
instead of 0..NUM_REGS.
(mips_register_reggroup_p): New function.
(mips_pseudo_register_write): New function.
(mips_pseudo_register_read): New function.
(mips_register_raw_size): For NUM_REGS..2*NUM_REGS return the size
based on the register's type.
(read_next_frame_reg): Simplify. Assert that REGNO is a pseudo /
cooked.
(mips_get_saved_register): Simplify. Assert that REGNO is a
pseudo / cooked.
(mips_register_byte): New function. Use MIPS_REGISTER_BYTE.
(mips_register_type): Replace mips_register_virtual_type. Map
NUM_REGS..2*NUM_REGS onto 0..NUM_REGS. Use MIPS_REGISTER_TYPE
when available.
(read_next_frame_reg): Simplify, but handle SP_REGNUM. Assert
that the register is cooked / virtual.
(mips_frame_saved_pc): Fetch the cooked PC, and not the raw PC.
Only get the extra info when needed.
(set_reg_offset): Save the offset in NUM_REGS..2*NUM_REGS as well.
(mips32_heuristic_proc_desc): Fetch the cooked register.
(heuristic_proc_desc, mips_pop_frame, get_frame_pointer): Ditto.
(mips_init_extra_frame_info, get_frame_pointer): Ditto.
(mips_print_register): Use gdbarch_register_type, instead of
REGISTER_VIRTUAL_TYPE.
(print_gp_register_row): Use gdbarch_register_type, instead of
REGISTER_VIRTUAL_TYPE. Allow for a pseudo / cooked REGNUM.
(mips_print_registers_info): Assert REGNO is pseodo / cooked.
Print the pseudo / cooked registers.
(mips_print_registers_info): Assert REGNO is pseodo / cooked.
Print the pseudo / cooked registers.
(mips_xfer_register): Use regcache_cooked_read_part. Assert that
REG_NUM is pseudo / cooked.
(mips_o32_xfer_return_value): Xfer the pseudo / cooked register.
(mips_n32n64_xfer_return_value): Ditto.
(mips_stab_reg_to_regnum): Map onto NUM_REGS..2*NUM_REGS.
(mips_dwarf_dwarf2_ecoff_reg_to_regnum): Ditto.
(mips_register_sim_regno): New function.
(mips_gdbarch_init): Set deprecated_register_byte,
register_group_p, pseudo_register_write, pseudo_register_read,
register_sim_regno, and num_pseudo_regs. Set register_type,
instead of register_virtual_type.
* Makefile.in (mips-tdep.o): Update dependencies.
* config/mips/tm-mips64.h (MIPS_REGISTER_TYPE): Rename
REGISTER_VIRTUAL_TYPE.
* config/mips/tm-mips.h (MIPS_REGISTER_TYPE): Ditto.
* config/mips/tm-irix5.h (MIPS_REGISTER_TYPE): Ditto.
* config/mips/tm-mips.h (MIPS_REGISTER_BYTE): Rename REGISTER_BYTE.
* config/mips/tm-irix6.h (MIPS_REGISTER_BYTE): Ditto.
* config/mips/tm-irix5.h (MIPS_REGISTER_BYTE): Ditto.
2003-06-21 23:14:44 +00:00
|
|
|
#undef MIPS_REGISTER_BYTE
|
|
|
|
#define MIPS_REGISTER_BYTE(N) \
|
1999-04-16 01:35:26 +00:00
|
|
|
(((N) < FP0_REGNUM) ? (N) * MIPS_REGSIZE : \
|
|
|
|
((N) < FP0_REGNUM + 32) ? \
|
|
|
|
FP0_REGNUM * MIPS_REGSIZE + \
|
|
|
|
((N) - FP0_REGNUM) * sizeof(double) : \
|
|
|
|
32 * sizeof(double) + ((N) - 32) * MIPS_REGSIZE)
|
|
|
|
|
2003-06-21 Andrew Cagney <cagney@redhat.com>
* mips-tdep.c: Include "reggroups.h" and "sim-regno.h".
(mips_register_name): Return names for NUM_REGS..2*NUM_REGS
instead of 0..NUM_REGS.
(mips_register_reggroup_p): New function.
(mips_pseudo_register_write): New function.
(mips_pseudo_register_read): New function.
(mips_register_raw_size): For NUM_REGS..2*NUM_REGS return the size
based on the register's type.
(read_next_frame_reg): Simplify. Assert that REGNO is a pseudo /
cooked.
(mips_get_saved_register): Simplify. Assert that REGNO is a
pseudo / cooked.
(mips_register_byte): New function. Use MIPS_REGISTER_BYTE.
(mips_register_type): Replace mips_register_virtual_type. Map
NUM_REGS..2*NUM_REGS onto 0..NUM_REGS. Use MIPS_REGISTER_TYPE
when available.
(read_next_frame_reg): Simplify, but handle SP_REGNUM. Assert
that the register is cooked / virtual.
(mips_frame_saved_pc): Fetch the cooked PC, and not the raw PC.
Only get the extra info when needed.
(set_reg_offset): Save the offset in NUM_REGS..2*NUM_REGS as well.
(mips32_heuristic_proc_desc): Fetch the cooked register.
(heuristic_proc_desc, mips_pop_frame, get_frame_pointer): Ditto.
(mips_init_extra_frame_info, get_frame_pointer): Ditto.
(mips_print_register): Use gdbarch_register_type, instead of
REGISTER_VIRTUAL_TYPE.
(print_gp_register_row): Use gdbarch_register_type, instead of
REGISTER_VIRTUAL_TYPE. Allow for a pseudo / cooked REGNUM.
(mips_print_registers_info): Assert REGNO is pseodo / cooked.
Print the pseudo / cooked registers.
(mips_print_registers_info): Assert REGNO is pseodo / cooked.
Print the pseudo / cooked registers.
(mips_xfer_register): Use regcache_cooked_read_part. Assert that
REG_NUM is pseudo / cooked.
(mips_o32_xfer_return_value): Xfer the pseudo / cooked register.
(mips_n32n64_xfer_return_value): Ditto.
(mips_stab_reg_to_regnum): Map onto NUM_REGS..2*NUM_REGS.
(mips_dwarf_dwarf2_ecoff_reg_to_regnum): Ditto.
(mips_register_sim_regno): New function.
(mips_gdbarch_init): Set deprecated_register_byte,
register_group_p, pseudo_register_write, pseudo_register_read,
register_sim_regno, and num_pseudo_regs. Set register_type,
instead of register_virtual_type.
* Makefile.in (mips-tdep.o): Update dependencies.
* config/mips/tm-mips64.h (MIPS_REGISTER_TYPE): Rename
REGISTER_VIRTUAL_TYPE.
* config/mips/tm-mips.h (MIPS_REGISTER_TYPE): Ditto.
* config/mips/tm-irix5.h (MIPS_REGISTER_TYPE): Ditto.
* config/mips/tm-mips.h (MIPS_REGISTER_BYTE): Rename REGISTER_BYTE.
* config/mips/tm-irix6.h (MIPS_REGISTER_BYTE): Ditto.
* config/mips/tm-irix5.h (MIPS_REGISTER_BYTE): Ditto.
2003-06-21 23:14:44 +00:00
|
|
|
#undef MIPS_REGISTER_TYPE
|
|
|
|
#define MIPS_REGISTER_TYPE(N) \
|
1999-04-16 01:35:26 +00:00
|
|
|
(((N) >= FP0_REGNUM && (N) < FP0_REGNUM+32) ? builtin_type_double \
|
|
|
|
: ((N) == 32 /*SR*/) ? builtin_type_uint32 \
|
|
|
|
: ((N) >= 70 && (N) <= 89) ? builtin_type_uint32 \
|
|
|
|
: builtin_type_int)
|
|
|
|
|
|
|
|
#endif /* N32 */
|
|
|
|
|
|
|
|
|
|
|
|
/* The signal handler trampoline is called _sigtramp. */
|
|
|
|
#undef IN_SIGTRAMP
|
|
|
|
#define IN_SIGTRAMP(pc, name) ((name) && STREQ ("_sigtramp", name))
|
|
|
|
|
|
|
|
/* Irix 5 saves a full 64 bits for each register. We skip 2 * 4 to
|
|
|
|
get to the saved PC (the register mask and status register are both
|
|
|
|
32 bits) and then another 4 to get to the lower 32 bits. We skip
|
|
|
|
the same 4 bytes, plus the 8 bytes for the PC to get to the
|
|
|
|
registers, and add another 4 to get to the lower 32 bits. We skip
|
|
|
|
8 bytes per register. */
|
|
|
|
#undef SIGFRAME_PC_OFF
|
|
|
|
#define SIGFRAME_PC_OFF (SIGFRAME_BASE + 2 * 4 + 4)
|
|
|
|
#undef SIGFRAME_REGSAVE_OFF
|
|
|
|
#define SIGFRAME_REGSAVE_OFF (SIGFRAME_BASE + 2 * 4 + 8 + 4)
|
|
|
|
#undef SIGFRAME_FPREGSAVE_OFF
|
|
|
|
#define SIGFRAME_FPREGSAVE_OFF (SIGFRAME_BASE + 2 * 4 + 8 + 32 * 8 + 4)
|
|
|
|
#define SIGFRAME_REG_SIZE 8
|