1998-10-28 22:45:11 +00:00
|
|
|
|
/* Main simulator entry points specific to the M32R.
|
1998-02-17 04:06:38 +00:00
|
|
|
|
Copyright (C) 1996, 1997, 1998 Free Software Foundation, Inc.
|
1997-05-01 22:33:23 +00:00
|
|
|
|
Contributed by Cygnus Support.
|
|
|
|
|
|
|
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
|
|
|
it under the terms of the GNU General Public License as published by
|
|
|
|
|
the Free Software Foundation; either version 2, or (at your option)
|
|
|
|
|
any later version.
|
|
|
|
|
|
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
|
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
GNU General Public License for more details.
|
|
|
|
|
|
|
|
|
|
You should have received a copy of the GNU General Public License along
|
|
|
|
|
with this program; if not, write to the Free Software Foundation, Inc.,
|
|
|
|
|
59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. */
|
|
|
|
|
|
|
|
|
|
#include "sim-main.h"
|
1998-05-16 20:11:41 +00:00
|
|
|
|
#include "sim-options.h"
|
1997-05-01 22:33:23 +00:00
|
|
|
|
#include "libiberty.h"
|
|
|
|
|
#include "bfd.h"
|
|
|
|
|
|
* Makefile.in (MAIN_INCLUDE_DEPS): Delete.
(INCLUDE_DEPS,OPS_INCLUDE_DEPS): Delete.
(sim-if.o): Use SIM_MAIN_DEPS.
(arch.o,traps.o,devices.o): Ditto.
(M32RBF_INCLUDE_DEPS): Use CGEN_MAIN_CPU_DEPS.
(m32r.o,mloop.o,cpu.o,decode.o,sem.o,model.o): Simplify dependencies.
(m32rx.o,mloopx.o,cpux.o,decodex.o,semx.o,modelx.o): Ditto.
(stamp-arch): Pass mach=all to cgen-arch.
* cpu.c,cpu.h,decode.c,model.c,sem-switch.c,sem.c: Regenerate.
* m32r-sim.h (fr30bf_h_cr_[gs]et_handler): Declare.
([GS]ET_H_CR): Define.
(fr30bf_h_psw_[gs]et_handler): Declare.
([GS]ET_H_PSW): Define.
(fr30bf_h_accum_[gs]et_handler): Declare.
([GS]ET_H_ACCUM): Define.
(fr30xf_h_{cr,psw,accum}_[gs]et_handler): Declare.
(fr30bf_h_accums_[gs]et_handler): Declare.
([GS]ET_H_ACCUMS): Define.
* sim-if.c (sim_open): Model probing code moved to sim-model.c.
* m32r.c (WANT_CPU): Define as m32rbf.
(all register access fns): Rename to ..._handler.
* cpux.c,cpux.h,decodex.c,modelx.c,semx.c: Regenerate.
* m32rx.c (WANT_CPU): Define as m32rxf.
(all register access fns): Rename to ..._handler.
1999-01-06 03:04:25 +00:00
|
|
|
|
#ifdef HAVE_STRING_H
|
|
|
|
|
#include <string.h>
|
|
|
|
|
#else
|
|
|
|
|
#ifdef HAVE_STRINGS_H
|
|
|
|
|
#include <strings.h>
|
|
|
|
|
#endif
|
|
|
|
|
#endif
|
|
|
|
|
#ifdef HAVE_STDLIB_H
|
|
|
|
|
#include <stdlib.h>
|
|
|
|
|
#endif
|
|
|
|
|
|
1998-02-17 04:06:38 +00:00
|
|
|
|
static void free_state (SIM_DESC);
|
1998-02-28 02:51:06 +00:00
|
|
|
|
static void print_m32r_misc_cpu (SIM_CPU *cpu, int verbose);
|
1997-05-01 22:33:23 +00:00
|
|
|
|
|
1998-02-17 04:06:38 +00:00
|
|
|
|
/* Records simulator descriptor so utilities like m32r_dump_regs can be
|
|
|
|
|
called from gdb. */
|
|
|
|
|
SIM_DESC current_state;
|
|
|
|
|
|
|
|
|
|
/* Cover function of sim_state_free to free the cpu buffers as well. */
|
|
|
|
|
|
|
|
|
|
static void
|
|
|
|
|
free_state (SIM_DESC sd)
|
|
|
|
|
{
|
1998-05-16 20:11:41 +00:00
|
|
|
|
if (STATE_MODULES (sd) != NULL)
|
|
|
|
|
sim_module_uninstall (sd);
|
|
|
|
|
sim_cpu_free_all (sd);
|
1998-02-17 04:06:38 +00:00
|
|
|
|
sim_state_free (sd);
|
|
|
|
|
}
|
1997-05-01 22:33:23 +00:00
|
|
|
|
|
|
|
|
|
/* Create an instance of the simulator. */
|
|
|
|
|
|
|
|
|
|
SIM_DESC
|
1997-08-25 23:14:25 +00:00
|
|
|
|
sim_open (kind, callback, abfd, argv)
|
1997-05-01 22:33:23 +00:00
|
|
|
|
SIM_OPEN_KIND kind;
|
1997-08-25 23:14:25 +00:00
|
|
|
|
host_callback *callback;
|
|
|
|
|
struct _bfd *abfd;
|
1997-05-01 22:33:23 +00:00
|
|
|
|
char **argv;
|
|
|
|
|
{
|
1998-02-17 04:06:38 +00:00
|
|
|
|
SIM_DESC sd = sim_state_alloc (kind, callback);
|
* Makefile.in (MAIN_INCLUDE_DEPS): Delete.
(INCLUDE_DEPS,OPS_INCLUDE_DEPS): Delete.
(sim-if.o): Use SIM_MAIN_DEPS.
(arch.o,traps.o,devices.o): Ditto.
(M32RBF_INCLUDE_DEPS): Use CGEN_MAIN_CPU_DEPS.
(m32r.o,mloop.o,cpu.o,decode.o,sem.o,model.o): Simplify dependencies.
(m32rx.o,mloopx.o,cpux.o,decodex.o,semx.o,modelx.o): Ditto.
(stamp-arch): Pass mach=all to cgen-arch.
* cpu.c,cpu.h,decode.c,model.c,sem-switch.c,sem.c: Regenerate.
* m32r-sim.h (fr30bf_h_cr_[gs]et_handler): Declare.
([GS]ET_H_CR): Define.
(fr30bf_h_psw_[gs]et_handler): Declare.
([GS]ET_H_PSW): Define.
(fr30bf_h_accum_[gs]et_handler): Declare.
([GS]ET_H_ACCUM): Define.
(fr30xf_h_{cr,psw,accum}_[gs]et_handler): Declare.
(fr30bf_h_accums_[gs]et_handler): Declare.
([GS]ET_H_ACCUMS): Define.
* sim-if.c (sim_open): Model probing code moved to sim-model.c.
* m32r.c (WANT_CPU): Define as m32rbf.
(all register access fns): Rename to ..._handler.
* cpux.c,cpux.h,decodex.c,modelx.c,semx.c: Regenerate.
* m32rx.c (WANT_CPU): Define as m32rxf.
(all register access fns): Rename to ..._handler.
1999-01-06 03:04:25 +00:00
|
|
|
|
char c;
|
1997-05-01 22:33:23 +00:00
|
|
|
|
|
1998-02-17 04:06:38 +00:00
|
|
|
|
/* The cpu data is kept in a separately allocated chunk of memory. */
|
1998-05-16 20:11:41 +00:00
|
|
|
|
if (sim_cpu_alloc_all (sd, 1, cgen_cpu_max_extra_bytes ()) != SIM_RC_OK)
|
1998-02-17 04:06:38 +00:00
|
|
|
|
{
|
|
|
|
|
free_state (sd);
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
1997-05-01 22:33:23 +00:00
|
|
|
|
|
1998-05-16 20:11:41 +00:00
|
|
|
|
#if 0 /* FIXME: pc is in mach-specific struct */
|
|
|
|
|
/* FIXME: watchpoints code shouldn't need this */
|
|
|
|
|
{
|
|
|
|
|
SIM_CPU *current_cpu = STATE_CPU (sd, 0);
|
|
|
|
|
STATE_WATCHPOINTS (sd)->pc = &(PC);
|
|
|
|
|
STATE_WATCHPOINTS (sd)->sizeof_pc = sizeof (PC);
|
|
|
|
|
}
|
|
|
|
|
#endif
|
|
|
|
|
|
1997-05-01 22:33:23 +00:00
|
|
|
|
if (sim_pre_argv_init (sd, argv[0]) != SIM_RC_OK)
|
1998-02-17 04:06:38 +00:00
|
|
|
|
{
|
|
|
|
|
free_state (sd);
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
1997-05-01 22:33:23 +00:00
|
|
|
|
|
* Makefile.in (MAIN_INCLUDE_DEPS): Delete.
(INCLUDE_DEPS,OPS_INCLUDE_DEPS): Delete.
(sim-if.o): Use SIM_MAIN_DEPS.
(arch.o,traps.o,devices.o): Ditto.
(M32RBF_INCLUDE_DEPS): Use CGEN_MAIN_CPU_DEPS.
(m32r.o,mloop.o,cpu.o,decode.o,sem.o,model.o): Simplify dependencies.
(m32rx.o,mloopx.o,cpux.o,decodex.o,semx.o,modelx.o): Ditto.
(stamp-arch): Pass mach=all to cgen-arch.
* cpu.c,cpu.h,decode.c,model.c,sem-switch.c,sem.c: Regenerate.
* m32r-sim.h (fr30bf_h_cr_[gs]et_handler): Declare.
([GS]ET_H_CR): Define.
(fr30bf_h_psw_[gs]et_handler): Declare.
([GS]ET_H_PSW): Define.
(fr30bf_h_accum_[gs]et_handler): Declare.
([GS]ET_H_ACCUM): Define.
(fr30xf_h_{cr,psw,accum}_[gs]et_handler): Declare.
(fr30bf_h_accums_[gs]et_handler): Declare.
([GS]ET_H_ACCUMS): Define.
* sim-if.c (sim_open): Model probing code moved to sim-model.c.
* m32r.c (WANT_CPU): Define as m32rbf.
(all register access fns): Rename to ..._handler.
* cpux.c,cpux.h,decodex.c,modelx.c,semx.c: Regenerate.
* m32rx.c (WANT_CPU): Define as m32rxf.
(all register access fns): Rename to ..._handler.
1999-01-06 03:04:25 +00:00
|
|
|
|
#ifdef HAVE_DV_SOCKSER /* FIXME: was done differently before */
|
|
|
|
|
if (dv_sockser_install (sd) != SIM_RC_OK)
|
|
|
|
|
{
|
|
|
|
|
free_state (sd);
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
#endif
|
|
|
|
|
|
1997-05-01 22:33:23 +00:00
|
|
|
|
#if 0 /* FIXME: 'twould be nice if we could do this */
|
|
|
|
|
/* These options override any module options.
|
|
|
|
|
Obviously ambiguity should be avoided, however the caller may wish to
|
|
|
|
|
augment the meaning of an option. */
|
|
|
|
|
if (extra_options != NULL)
|
|
|
|
|
sim_add_option_table (sd, extra_options);
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/* getopt will print the error message so we just have to exit if this fails.
|
|
|
|
|
FIXME: Hmmm... in the case of gdb we need getopt to call
|
|
|
|
|
print_filtered. */
|
|
|
|
|
if (sim_parse_args (sd, argv) != SIM_RC_OK)
|
|
|
|
|
{
|
1998-02-17 04:06:38 +00:00
|
|
|
|
free_state (sd);
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
1998-10-28 22:45:11 +00:00
|
|
|
|
/* Allocate a handler for the control registers and other devices
|
|
|
|
|
if no memory for that range has been allocated by the user.
|
|
|
|
|
All are allocated in one chunk to keep things from being
|
|
|
|
|
unnecessarily complicated. */
|
|
|
|
|
if (sim_core_read_buffer (sd, NULL, read_map, &c, M32R_DEVICE_ADDR, 1) == 0)
|
|
|
|
|
sim_core_attach (sd, NULL,
|
|
|
|
|
0 /*level*/,
|
|
|
|
|
access_read_write,
|
|
|
|
|
0 /*space ???*/,
|
|
|
|
|
M32R_DEVICE_ADDR, M32R_DEVICE_LEN /*nr_bytes*/,
|
|
|
|
|
0 /*modulo*/,
|
|
|
|
|
&m32r_devices,
|
|
|
|
|
NULL /*buffer*/);
|
|
|
|
|
|
|
|
|
|
/* Allocate core managed memory if none specified by user.
|
|
|
|
|
Use address 4 here in case the user wanted address 0 unmapped. */
|
|
|
|
|
if (sim_core_read_buffer (sd, NULL, read_map, &c, 4, 1) == 0)
|
* Makefile.in (MAIN_INCLUDE_DEPS): Delete.
(INCLUDE_DEPS,OPS_INCLUDE_DEPS): Delete.
(sim-if.o): Use SIM_MAIN_DEPS.
(arch.o,traps.o,devices.o): Ditto.
(M32RBF_INCLUDE_DEPS): Use CGEN_MAIN_CPU_DEPS.
(m32r.o,mloop.o,cpu.o,decode.o,sem.o,model.o): Simplify dependencies.
(m32rx.o,mloopx.o,cpux.o,decodex.o,semx.o,modelx.o): Ditto.
(stamp-arch): Pass mach=all to cgen-arch.
* cpu.c,cpu.h,decode.c,model.c,sem-switch.c,sem.c: Regenerate.
* m32r-sim.h (fr30bf_h_cr_[gs]et_handler): Declare.
([GS]ET_H_CR): Define.
(fr30bf_h_psw_[gs]et_handler): Declare.
([GS]ET_H_PSW): Define.
(fr30bf_h_accum_[gs]et_handler): Declare.
([GS]ET_H_ACCUM): Define.
(fr30xf_h_{cr,psw,accum}_[gs]et_handler): Declare.
(fr30bf_h_accums_[gs]et_handler): Declare.
([GS]ET_H_ACCUMS): Define.
* sim-if.c (sim_open): Model probing code moved to sim-model.c.
* m32r.c (WANT_CPU): Define as m32rbf.
(all register access fns): Rename to ..._handler.
* cpux.c,cpux.h,decodex.c,modelx.c,semx.c: Regenerate.
* m32rx.c (WANT_CPU): Define as m32rxf.
(all register access fns): Rename to ..._handler.
1999-01-06 03:04:25 +00:00
|
|
|
|
sim_do_commandf (sd, "memory region 0,0x%x", M32R_DEFAULT_MEM_SIZE);
|
1998-10-28 22:45:11 +00:00
|
|
|
|
|
1998-05-16 20:11:41 +00:00
|
|
|
|
/* check for/establish the reference program image */
|
1998-02-17 04:06:38 +00:00
|
|
|
|
if (sim_analyze_program (sd,
|
|
|
|
|
(STATE_PROG_ARGV (sd) != NULL
|
|
|
|
|
? *STATE_PROG_ARGV (sd)
|
|
|
|
|
: NULL),
|
|
|
|
|
abfd) != SIM_RC_OK)
|
|
|
|
|
{
|
|
|
|
|
free_state (sd);
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Establish any remaining configuration options. */
|
|
|
|
|
if (sim_config (sd) != SIM_RC_OK)
|
|
|
|
|
{
|
|
|
|
|
free_state (sd);
|
1997-05-01 22:33:23 +00:00
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
if (sim_post_argv_init (sd) != SIM_RC_OK)
|
|
|
|
|
{
|
1998-02-17 04:06:38 +00:00
|
|
|
|
free_state (sd);
|
1997-05-01 22:33:23 +00:00
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Initialize various cgen things not done by common framework. */
|
|
|
|
|
cgen_init (sd);
|
|
|
|
|
|
1998-08-03 19:58:36 +00:00
|
|
|
|
/* Open a copy of the opcode table. */
|
|
|
|
|
STATE_OPCODE_TABLE (sd) = m32r_cgen_opcode_open (STATE_ARCHITECTURE (sd)->mach,
|
|
|
|
|
CGEN_ENDIAN_BIG);
|
|
|
|
|
m32r_cgen_init_dis (STATE_OPCODE_TABLE (sd));
|
|
|
|
|
|
1998-02-17 04:06:38 +00:00
|
|
|
|
{
|
1998-05-16 20:11:41 +00:00
|
|
|
|
int c;
|
1997-08-25 23:14:25 +00:00
|
|
|
|
|
1998-05-16 20:11:41 +00:00
|
|
|
|
for (c = 0; c < MAX_NR_PROCESSORS; ++c)
|
1998-02-28 02:51:06 +00:00
|
|
|
|
{
|
|
|
|
|
/* Only needed for profiling, but the structure member is small. */
|
1998-10-28 22:45:11 +00:00
|
|
|
|
memset (CPU_M32R_MISC_PROFILE (STATE_CPU (sd, c)), 0,
|
|
|
|
|
sizeof (* CPU_M32R_MISC_PROFILE (STATE_CPU (sd, c))));
|
1998-02-28 02:51:06 +00:00
|
|
|
|
/* Hook in callback for reporting these stats */
|
1998-05-16 20:11:41 +00:00
|
|
|
|
PROFILE_INFO_CPU_CALLBACK (CPU_PROFILE_DATA (STATE_CPU (sd, c)))
|
1998-02-28 02:51:06 +00:00
|
|
|
|
= print_m32r_misc_cpu;
|
|
|
|
|
}
|
1998-02-17 04:06:38 +00:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Store in a global so things like sparc32_dump_regs can be invoked
|
|
|
|
|
from the gdb command line. */
|
|
|
|
|
current_state = sd;
|
1997-05-01 22:33:23 +00:00
|
|
|
|
|
1998-02-17 04:06:38 +00:00
|
|
|
|
return sd;
|
1997-05-01 22:33:23 +00:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void
|
|
|
|
|
sim_close (sd, quitting)
|
|
|
|
|
SIM_DESC sd;
|
|
|
|
|
int quitting;
|
|
|
|
|
{
|
1998-08-03 19:58:36 +00:00
|
|
|
|
m32r_cgen_opcode_close (STATE_OPCODE_TABLE (sd));
|
1997-05-01 22:33:23 +00:00
|
|
|
|
sim_module_uninstall (sd);
|
|
|
|
|
}
|
1998-02-17 04:06:38 +00:00
|
|
|
|
|
1997-05-01 22:33:23 +00:00
|
|
|
|
SIM_RC
|
1997-08-27 04:44:41 +00:00
|
|
|
|
sim_create_inferior (sd, abfd, argv, envp)
|
1997-05-01 22:33:23 +00:00
|
|
|
|
SIM_DESC sd;
|
1997-08-27 04:44:41 +00:00
|
|
|
|
struct _bfd *abfd;
|
1997-05-01 22:33:23 +00:00
|
|
|
|
char **argv;
|
|
|
|
|
char **envp;
|
|
|
|
|
{
|
1998-02-17 04:06:38 +00:00
|
|
|
|
SIM_CPU *current_cpu = STATE_CPU (sd, 0);
|
|
|
|
|
SIM_ADDR addr;
|
|
|
|
|
|
|
|
|
|
if (abfd != NULL)
|
|
|
|
|
addr = bfd_get_start_address (abfd);
|
|
|
|
|
else
|
|
|
|
|
addr = 0;
|
1998-05-16 20:11:41 +00:00
|
|
|
|
sim_pc_set (current_cpu, addr);
|
1998-02-17 04:06:38 +00:00
|
|
|
|
|
1997-05-01 22:33:23 +00:00
|
|
|
|
#if 0
|
|
|
|
|
STATE_ARGV (sd) = sim_copy_argv (argv);
|
|
|
|
|
STATE_ENVP (sd) = sim_copy_argv (envp);
|
|
|
|
|
#endif
|
1998-02-17 04:06:38 +00:00
|
|
|
|
|
1997-05-01 22:33:23 +00:00
|
|
|
|
return SIM_RC_OK;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* PROFILE_CPU_CALLBACK */
|
|
|
|
|
|
|
|
|
|
static void
|
|
|
|
|
print_m32r_misc_cpu (SIM_CPU *cpu, int verbose)
|
|
|
|
|
{
|
|
|
|
|
SIM_DESC sd = CPU_STATE (cpu);
|
1997-05-05 13:21:04 +00:00
|
|
|
|
char buf[20];
|
1997-05-01 22:33:23 +00:00
|
|
|
|
|
|
|
|
|
if (CPU_PROFILE_FLAGS (cpu) [PROFILE_INSN_IDX])
|
|
|
|
|
{
|
|
|
|
|
sim_io_printf (sd, "Miscellaneous Statistics\n\n");
|
1997-05-05 13:21:04 +00:00
|
|
|
|
sim_io_printf (sd, " %-*s %s\n\n",
|
1997-05-01 22:33:23 +00:00
|
|
|
|
PROFILE_LABEL_WIDTH, "Fill nops:",
|
1997-05-05 13:21:04 +00:00
|
|
|
|
sim_add_commas (buf, sizeof (buf),
|
1998-10-28 22:45:11 +00:00
|
|
|
|
CPU_M32R_MISC_PROFILE (cpu)->fillnop_count));
|
1998-08-03 19:58:36 +00:00
|
|
|
|
if (STATE_ARCHITECTURE (sd)->mach == bfd_mach_m32rx)
|
|
|
|
|
sim_io_printf (sd, " %-*s %s\n\n",
|
|
|
|
|
PROFILE_LABEL_WIDTH, "Parallel insns:",
|
|
|
|
|
sim_add_commas (buf, sizeof (buf),
|
1998-10-28 22:45:11 +00:00
|
|
|
|
CPU_M32R_MISC_PROFILE (cpu)->parallel_count));
|
1997-05-01 22:33:23 +00:00
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void
|
|
|
|
|
sim_do_command (sd, cmd)
|
|
|
|
|
SIM_DESC sd;
|
|
|
|
|
char *cmd;
|
|
|
|
|
{
|
1998-10-28 22:45:11 +00:00
|
|
|
|
char **argv;
|
1998-02-28 02:51:06 +00:00
|
|
|
|
|
1998-10-28 22:45:11 +00:00
|
|
|
|
if (cmd == NULL)
|
|
|
|
|
return;
|
|
|
|
|
|
|
|
|
|
argv = buildargv (cmd);
|
|
|
|
|
|
|
|
|
|
if (argv[0] != NULL
|
|
|
|
|
&& strcasecmp (argv[0], "info") == 0
|
|
|
|
|
&& argv[1] != NULL
|
|
|
|
|
&& strncasecmp (argv[1], "reg", 3) == 0)
|
1998-02-28 02:51:06 +00:00
|
|
|
|
{
|
1998-10-28 22:45:11 +00:00
|
|
|
|
SI val;
|
|
|
|
|
|
|
|
|
|
/* We only support printing bbpsw,bbpc here as there is no equivalent
|
|
|
|
|
functionality in gdb. */
|
|
|
|
|
if (argv[2] == NULL)
|
|
|
|
|
sim_io_eprintf (sd, "Missing register in `%s'\n", cmd);
|
|
|
|
|
else if (argv[3] != NULL)
|
|
|
|
|
sim_io_eprintf (sd, "Too many arguments in `%s'\n", cmd);
|
|
|
|
|
else if (strcasecmp (argv[2], "bbpsw") == 0)
|
|
|
|
|
{
|
|
|
|
|
val = a_m32r_h_cr_get (STATE_CPU (sd, 0), H_CR_BBPSW);
|
|
|
|
|
sim_io_printf (sd, "bbpsw 0x%x %d\n", val, val);
|
|
|
|
|
}
|
|
|
|
|
else if (strcasecmp (argv[2], "bbpc") == 0)
|
|
|
|
|
{
|
|
|
|
|
val = a_m32r_h_cr_get (STATE_CPU (sd, 0), H_CR_BBPC);
|
|
|
|
|
sim_io_printf (sd, "bbpc 0x%x %d\n", val, val);
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
sim_io_eprintf (sd, "Printing of register `%s' not supported with `sim info'\n",
|
|
|
|
|
argv[2]);
|
1998-02-28 02:51:06 +00:00
|
|
|
|
}
|
1998-10-28 22:45:11 +00:00
|
|
|
|
else
|
1998-02-28 02:51:06 +00:00
|
|
|
|
{
|
1998-10-28 22:45:11 +00:00
|
|
|
|
if (sim_args_command (sd, cmd) != SIM_RC_OK)
|
|
|
|
|
sim_io_eprintf (sd, "Unknown sim command `%s'\n", cmd);
|
1998-02-28 02:51:06 +00:00
|
|
|
|
}
|
1998-10-28 22:45:11 +00:00
|
|
|
|
|
|
|
|
|
freeargv (argv);
|
1998-02-28 02:51:06 +00:00
|
|
|
|
}
|