157 lines
4.6 KiB
C
157 lines
4.6 KiB
C
|
/* collection of junk waiting time to sort out
|
|||
|
|
Copyright (C) 1996, 1997, 1998 Free Software Foundation, Inc.
|
|||
|
|
Contributed by Cygnus Support.
|
|||
|
|
|
|||
|
|
This file is part of the GNU Simulators.
|
|||
|
|
|
|||
|
|
This program is free software; you can redistribute it and/or modify
|
|||
|
|
it under the terms of the GNU General Public License as published by
|
|||
|
|
the Free Software Foundation; either version 2, or (at your option)
|
|||
|
|
any later version.
|
|||
|
|
|
|||
|
|
This program is distributed in the hope that it will be useful,
|
|||
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|||
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|||
|
|
GNU General Public License for more details.
|
|||
|
|
|
|||
|
|
You should have received a copy of the GNU General Public License along
|
|||
|
|
with this program; if not, write to the Free Software Foundation, Inc.,
|
|||
|
|
59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. */
|
|||
|
|
|
|||
|
|
#ifndef M32R_SIM_H
|
|||
|
|
#define M32R_SIM_H
|
|||
|
|
|
|||
|
|
/* Register numbers used in gdb interface. */
|
|||
|
|
#define PC_REGNUM 21
|
|||
|
|
#define ACCL_REGNUM 22
|
|||
|
|
#define ACCH_REGNUM 23
|
|||
|
|
|
|||
|
|
/* Misc. profile data. */
|
|||
|
|
|
|||
|
|
typedef struct {
|
|||
|
|
/* nop insn slot filler count */
|
|||
|
|
unsigned int fillnop_count;
|
|||
|
|
/* number of parallel insns */
|
|||
|
|
unsigned int parallel_count;
|
|||
|
|
/* number of short insns, not including parallel ones */
|
|||
|
|
unsigned int short_count;
|
|||
|
|
/* number of long insns */
|
|||
|
|
unsigned int long_count;
|
|||
|
|
} M32R_MISC_PROFILE;
|
|||
|
|
|
|||
|
|
/* This is invoked by the nop pattern in the .cpu file. */
|
|||
|
|
#define PROFILE_COUNT_FILLNOPS(cpu, addr) \
|
|||
|
|
do { \
|
|||
|
|
if (PROFILE_INSN_P (cpu) \
|
|||
|
|
&& (addr & 3) != 0) \
|
|||
|
|
++ CPU_M32R_MISC_PROFILE (cpu).fillnop_count; \
|
|||
|
|
} while (0)
|
|||
|
|
|
|||
|
|
/* This is invoked by the execute section of mloop{,x}.in. */
|
|||
|
|
#define PROFILE_COUNT_PARINSNS(cpu) \
|
|||
|
|
do { \
|
|||
|
|
if (PROFILE_INSN_P (cpu)) \
|
|||
|
|
++ CPU_M32R_MISC_PROFILE (cpu).parallel_count; \
|
|||
|
|
} while (0)
|
|||
|
|
|
|||
|
|
/* This is invoked by the execute section of mloop{,x}.in. */
|
|||
|
|
#define PROFILE_COUNT_SHORTINSNS(cpu) \
|
|||
|
|
do { \
|
|||
|
|
if (PROFILE_INSN_P (cpu)) \
|
|||
|
|
++ CPU_M32R_MISC_PROFILE (cpu).short_count; \
|
|||
|
|
} while (0)
|
|||
|
|
|
|||
|
|
/* This is invoked by the execute section of mloop{,x}.in. */
|
|||
|
|
#define PROFILE_COUNT_LONGINSNS(cpu) \
|
|||
|
|
do { \
|
|||
|
|
if (PROFILE_INSN_P (cpu)) \
|
|||
|
|
++ CPU_M32R_MISC_PROFILE (cpu).long_count; \
|
|||
|
|
} while (0)
|
|||
|
|
|
|||
|
|
#define GETTWI GETTSI
|
|||
|
|
#define SETTWI SETTSI
|
|||
|
|
|
|||
|
|
/* Additional execution support. */
|
|||
|
|
|
|||
|
|
/* Result of semantic function is one of
|
|||
|
|
- next address, branch only
|
|||
|
|
- NEW_PC_SKIP, sc/snc insn
|
|||
|
|
- NEW_PC_2, 2 byte non-branch non-sc/snc insn
|
|||
|
|
- NEW_PC_4, 4 byte non-branch insn
|
|||
|
|
The special values have bit 1 set so it's cheap to distinguish them. */
|
|||
|
|
#define NEW_PC_BASE 0xffff0001
|
|||
|
|
#define NEW_PC_SKIP NEW_PC_BASE
|
|||
|
|
#define NEW_PC_2 (NEW_PC_BASE + 2)
|
|||
|
|
#define NEW_PC_4 (NEW_PC_BASE + 4)
|
|||
|
|
#define NEW_PC_BRANCH_P(addr) (((addr) & 1) == 0)
|
|||
|
|
|
|||
|
|
/* start-sanitize-m32rx */
|
|||
|
|
/* Modify "next pc" handling to handle parallel execution. */
|
|||
|
|
#ifdef WANT_CPU_M32RX
|
|||
|
|
#undef SEM_NEXT_PC
|
|||
|
|
#define SEM_NEXT_PC(abuf, len) (NEW_PC_BASE + (len))
|
|||
|
|
#endif
|
|||
|
|
/* end-sanitize-m32rx */
|
|||
|
|
|
|||
|
|
/* This macro is emitted by the generator to record branch addresses. */
|
|||
|
|
#define BRANCH_NEW_PC(var, addr) \
|
|||
|
|
do { var = (addr); } while (0)
|
|||
|
|
|
|||
|
|
/* Hardware/device support. */
|
|||
|
|
|
|||
|
|
/* Exception, Interrupt, and Trap addresses */
|
|||
|
|
#define EIT_SYSBREAK_ADDR 0x10
|
|||
|
|
#define EIT_RSVD_INSN_ADDR 0x20
|
|||
|
|
#define EIT_ADDR_EXCP_ADDR 0x30
|
|||
|
|
#define EIT_TRAP_BASE_ADDR 0x40
|
|||
|
|
#define EIT_EXTERN_ADDR 0x80
|
|||
|
|
#define EIT_RESET_ADDR 0x7ffffff0
|
|||
|
|
#define EIT_WAKEUP_ADDR 0x7ffffff0
|
|||
|
|
|
|||
|
|
/* Special purpose traps. */
|
|||
|
|
#define TRAP_SYSCALL 0
|
|||
|
|
#define TRAP_BREAKPOINT 1
|
|||
|
|
|
|||
|
|
/* Support for the MSPR register (Cache Purge Control Register)
|
|||
|
|
and the MCCR register (Cache Control Register) are needed in order for
|
|||
|
|
overlays to work correctly with the scache.
|
|||
|
|
MSPR no longer exists but is supported for upward compatibility with
|
|||
|
|
early overlay support. */
|
|||
|
|
|
|||
|
|
/* Cache Purge Control (only exists on early versions of chips) */
|
|||
|
|
#define MSPR_ADDR 0xfffffff7
|
|||
|
|
#define MSPR_PURGE 1
|
|||
|
|
|
|||
|
|
/* Lock Control Register (not supported) */
|
|||
|
|
#define MLCR_ADDR 0xfffffff7
|
|||
|
|
#define MLCR_LM 1
|
|||
|
|
|
|||
|
|
/* Power Management Control Register (not supported) */
|
|||
|
|
#define MPMR_ADDR 0xfffffffb
|
|||
|
|
|
|||
|
|
/* Cache Control Register */
|
|||
|
|
#define MCCR_ADDR 0xffffffff
|
|||
|
|
#define MCCR_CP 0x80
|
|||
|
|
/* not supported */
|
|||
|
|
#define MCCR_CM0 2
|
|||
|
|
#define MCCR_CM1 1
|
|||
|
|
|
|||
|
|
/* Serial device addresses. */
|
|||
|
|
#define UART_INCHAR_ADDR 0xff102013
|
|||
|
|
#define UART_OUTCHAR_ADDR 0xff10200f
|
|||
|
|
#define UART_STATUS_ADDR 0xff102006
|
|||
|
|
#define UART_INPUT_EMPTY 0x4
|
|||
|
|
#define UART_OUTPUT_EMPTY 0x1
|
|||
|
|
|
|||
|
|
/* Start address and length of all device support. */
|
|||
|
|
#define M32R_DEVICE_ADDR 0xff000000
|
|||
|
|
#define M32R_DEVICE_LEN 0x00ffffff
|
|||
|
|
|
|||
|
|
/* sim_core_attach device argument. */
|
|||
|
|
extern device m32r_devices;
|
|||
|
|
|
|||
|
|
/* FIXME: Temporary, until device support ready. */
|
|||
|
|
struct _device { int foo; };
|
|||
|
|
|
|||
|
|
#endif /* M32R_SIM_H */
|