1999-05-03 07:29:11 +00:00
|
|
|
|
/* Print i386 instructions for GDB, the GNU debugger.
|
2001-03-13 22:58:38 +00:00
|
|
|
|
Copyright 1988, 1989, 1991, 1993, 1994, 1995, 1996, 1997, 1998, 1999,
|
2005-03-03 11:52:12 +00:00
|
|
|
|
2001, 2002, 2003, 2004, 2005 Free Software Foundation, Inc.
|
1999-05-03 07:29:11 +00:00
|
|
|
|
|
2004-07-21 16:09:43 +00:00
|
|
|
|
This file is part of GDB.
|
|
|
|
|
|
|
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
|
|
|
it under the terms of the GNU General Public License as published by
|
|
|
|
|
the Free Software Foundation; either version 2 of the License, or
|
|
|
|
|
(at your option) any later version.
|
|
|
|
|
|
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
|
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
GNU General Public License for more details.
|
|
|
|
|
|
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
|
|
|
along with this program; if not, write to the Free Software
|
|
|
|
|
Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. */
|
|
|
|
|
|
|
|
|
|
/* 80386 instruction printer by Pace Willisson (pace@prep.ai.mit.edu)
|
|
|
|
|
July 1988
|
|
|
|
|
modified by John Hassey (hassey@dg-rtp.dg.com)
|
|
|
|
|
x86-64 support added by Jan Hubicka (jh@suse.cz)
|
|
|
|
|
VIA PadLock support by Michal Ludvig (mludvig@suse.cz). */
|
|
|
|
|
|
|
|
|
|
/* The main tables describing the instructions is essentially a copy
|
|
|
|
|
of the "Opcode Map" chapter (Appendix A) of the Intel 80386
|
|
|
|
|
Programmers Manual. Usually, there is a capital letter, followed
|
|
|
|
|
by a small letter. The capital letter tell the addressing mode,
|
|
|
|
|
and the small letter tells about the operand size. Refer to
|
|
|
|
|
the Intel manual for details. */
|
1999-05-03 07:29:11 +00:00
|
|
|
|
|
|
|
|
|
#include "dis-asm.h"
|
|
|
|
|
#include "sysdep.h"
|
|
|
|
|
#include "opintl.h"
|
|
|
|
|
|
|
|
|
|
#define MAXLEN 20
|
|
|
|
|
|
|
|
|
|
#include <setjmp.h>
|
|
|
|
|
|
|
|
|
|
#ifndef UNIXWARE_COMPAT
|
|
|
|
|
/* Set non-zero for broken, compatible instructions. Set to zero for
|
|
|
|
|
non-broken opcodes. */
|
|
|
|
|
#define UNIXWARE_COMPAT 1
|
|
|
|
|
#endif
|
|
|
|
|
|
2003-09-14 15:16:57 +00:00
|
|
|
|
static int fetch_data (struct disassemble_info *, bfd_byte *);
|
|
|
|
|
static void ckprefix (void);
|
|
|
|
|
static const char *prefix_name (int, int);
|
|
|
|
|
static int print_insn (bfd_vma, disassemble_info *);
|
|
|
|
|
static void dofloat (int);
|
|
|
|
|
static void OP_ST (int, int);
|
|
|
|
|
static void OP_STi (int, int);
|
|
|
|
|
static int putop (const char *, int);
|
|
|
|
|
static void oappend (const char *);
|
|
|
|
|
static void append_seg (void);
|
|
|
|
|
static void OP_indirE (int, int);
|
|
|
|
|
static void print_operand_value (char *, int, bfd_vma);
|
|
|
|
|
static void OP_E (int, int);
|
|
|
|
|
static void OP_G (int, int);
|
|
|
|
|
static bfd_vma get64 (void);
|
|
|
|
|
static bfd_signed_vma get32 (void);
|
|
|
|
|
static bfd_signed_vma get32s (void);
|
|
|
|
|
static int get16 (void);
|
|
|
|
|
static void set_op (bfd_vma, int);
|
|
|
|
|
static void OP_REG (int, int);
|
|
|
|
|
static void OP_IMREG (int, int);
|
|
|
|
|
static void OP_I (int, int);
|
|
|
|
|
static void OP_I64 (int, int);
|
|
|
|
|
static void OP_sI (int, int);
|
|
|
|
|
static void OP_J (int, int);
|
|
|
|
|
static void OP_SEG (int, int);
|
|
|
|
|
static void OP_DIR (int, int);
|
|
|
|
|
static void OP_OFF (int, int);
|
|
|
|
|
static void OP_OFF64 (int, int);
|
|
|
|
|
static void ptr_reg (int, int);
|
|
|
|
|
static void OP_ESreg (int, int);
|
|
|
|
|
static void OP_DSreg (int, int);
|
|
|
|
|
static void OP_C (int, int);
|
|
|
|
|
static void OP_D (int, int);
|
|
|
|
|
static void OP_T (int, int);
|
|
|
|
|
static void OP_Rd (int, int);
|
|
|
|
|
static void OP_MMX (int, int);
|
|
|
|
|
static void OP_XMM (int, int);
|
|
|
|
|
static void OP_EM (int, int);
|
|
|
|
|
static void OP_EX (int, int);
|
|
|
|
|
static void OP_MS (int, int);
|
|
|
|
|
static void OP_XS (int, int);
|
* i386-dis.c (OP_M, OP_0f0e, OP_0fae, NOP_Fixup): New functions.
(M, Mp): Use OP_M.
(None, PADLOCK_SPECIAL, PADLOCK_0): Delete.
(GRPPADLCK): Define.
(dis386): Use NOP_Fixup on "nop".
(dis386_twobyte): Use GRPPADLCK on opcode 0xa7.
(twobyte_has_modrm): Set for 0xa7.
(padlock_table): Delete. Move to..
(grps): ..here, using OP_0f07. Use OP_Ofae on lfence, mfence
and clflush.
(print_insn): Revert PADLOCK_SPECIAL code.
(OP_E): Delete sfence, lfence, mfence checks.
* gas/i386/katmai.d: Revert last change.
2004-03-12 13:06:50 +00:00
|
|
|
|
static void OP_M (int, int);
|
|
|
|
|
static void OP_0fae (int, int);
|
|
|
|
|
static void OP_0f07 (int, int);
|
|
|
|
|
static void NOP_Fixup (int, int);
|
2003-09-14 15:16:57 +00:00
|
|
|
|
static void OP_3DNowSuffix (int, int);
|
|
|
|
|
static void OP_SIMD_Suffix (int, int);
|
|
|
|
|
static void SIMD_Fixup (int, int);
|
|
|
|
|
static void PNI_Fixup (int, int);
|
2004-03-12 10:47:49 +00:00
|
|
|
|
static void INVLPG_Fixup (int, int);
|
2003-09-14 15:16:57 +00:00
|
|
|
|
static void BadOp (void);
|
2005-03-29 19:30:47 +00:00
|
|
|
|
static void SEG_Fixup (int, int);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
|
2001-07-29 05:00:14 +00:00
|
|
|
|
struct dis_private {
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* Points to first byte not fetched. */
|
|
|
|
|
bfd_byte *max_fetched;
|
|
|
|
|
bfd_byte the_buffer[MAXLEN];
|
|
|
|
|
bfd_vma insn_start;
|
2001-11-14 03:15:28 +00:00
|
|
|
|
int orig_sizeflag;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
jmp_buf bailout;
|
|
|
|
|
};
|
|
|
|
|
|
1999-06-13 13:56:26 +00:00
|
|
|
|
/* The opcode for the fwait instruction, which we treat as a prefix
|
|
|
|
|
when we can. */
|
|
|
|
|
#define FWAIT_OPCODE (0x9b)
|
|
|
|
|
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
/* Set to 1 for 64bit mode disassembly. */
|
|
|
|
|
static int mode_64bit;
|
|
|
|
|
|
1999-06-13 13:56:26 +00:00
|
|
|
|
/* Flags for the prefixes for the current instruction. See below. */
|
|
|
|
|
static int prefixes;
|
|
|
|
|
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
/* REX prefix the current instruction. See below. */
|
|
|
|
|
static int rex;
|
|
|
|
|
/* Bits of REX we've already used. */
|
|
|
|
|
static int rex_used;
|
|
|
|
|
#define REX_MODE64 8
|
|
|
|
|
#define REX_EXTX 4
|
|
|
|
|
#define REX_EXTY 2
|
|
|
|
|
#define REX_EXTZ 1
|
|
|
|
|
/* Mark parts used in the REX prefix. When we are testing for
|
|
|
|
|
empty prefix (for 8bit register REX extension), just mask it
|
|
|
|
|
out. Otherwise test for REX bit is excuse for existence of REX
|
|
|
|
|
only in case value is nonzero. */
|
|
|
|
|
#define USED_REX(value) \
|
|
|
|
|
{ \
|
|
|
|
|
if (value) \
|
|
|
|
|
rex_used |= (rex & value) ? (value) | 0x40 : 0; \
|
|
|
|
|
else \
|
|
|
|
|
rex_used |= 0x40; \
|
|
|
|
|
}
|
|
|
|
|
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
/* Flags for prefixes which we somehow handled when printing the
|
|
|
|
|
current instruction. */
|
|
|
|
|
static int used_prefixes;
|
|
|
|
|
|
1999-06-13 13:56:26 +00:00
|
|
|
|
/* Flags stored in PREFIXES. */
|
|
|
|
|
#define PREFIX_REPZ 1
|
|
|
|
|
#define PREFIX_REPNZ 2
|
|
|
|
|
#define PREFIX_LOCK 4
|
|
|
|
|
#define PREFIX_CS 8
|
|
|
|
|
#define PREFIX_SS 0x10
|
|
|
|
|
#define PREFIX_DS 0x20
|
|
|
|
|
#define PREFIX_ES 0x40
|
|
|
|
|
#define PREFIX_FS 0x80
|
|
|
|
|
#define PREFIX_GS 0x100
|
|
|
|
|
#define PREFIX_DATA 0x200
|
|
|
|
|
#define PREFIX_ADDR 0x400
|
|
|
|
|
#define PREFIX_FWAIT 0x800
|
|
|
|
|
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* Make sure that bytes from INFO->PRIVATE_DATA->BUFFER (inclusive)
|
|
|
|
|
to ADDR (exclusive) are valid. Returns 1 for success, longjmps
|
|
|
|
|
on error. */
|
|
|
|
|
#define FETCH_DATA(info, addr) \
|
2001-07-29 05:00:14 +00:00
|
|
|
|
((addr) <= ((struct dis_private *) (info->private_data))->max_fetched \
|
1999-05-03 07:29:11 +00:00
|
|
|
|
? 1 : fetch_data ((info), (addr)))
|
|
|
|
|
|
|
|
|
|
static int
|
2003-09-14 15:16:57 +00:00
|
|
|
|
fetch_data (struct disassemble_info *info, bfd_byte *addr)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
|
|
|
|
int status;
|
2001-07-29 05:00:14 +00:00
|
|
|
|
struct dis_private *priv = (struct dis_private *) info->private_data;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
bfd_vma start = priv->insn_start + (priv->max_fetched - priv->the_buffer);
|
|
|
|
|
|
|
|
|
|
status = (*info->read_memory_func) (start,
|
|
|
|
|
priv->max_fetched,
|
|
|
|
|
addr - priv->max_fetched,
|
|
|
|
|
info);
|
|
|
|
|
if (status != 0)
|
|
|
|
|
{
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
/* If we did manage to read at least one byte, then
|
2003-02-06 01:48:41 +00:00
|
|
|
|
print_insn_i386 will do something sensible. Otherwise, print
|
|
|
|
|
an error. We do that here because this is where we know
|
|
|
|
|
STATUS. */
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
if (priv->max_fetched == priv->the_buffer)
|
1999-06-13 13:56:26 +00:00
|
|
|
|
(*info->memory_error_func) (status, start, info);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
longjmp (priv->bailout, 1);
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
priv->max_fetched = addr;
|
|
|
|
|
return 1;
|
|
|
|
|
}
|
|
|
|
|
|
1999-07-11 20:04:29 +00:00
|
|
|
|
#define XX NULL, 0
|
|
|
|
|
|
1999-05-03 07:29:11 +00:00
|
|
|
|
#define Eb OP_E, b_mode
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
#define Ev OP_E, v_mode
|
|
|
|
|
#define Ed OP_E, d_mode
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
#define Eq OP_E, q_mode
|
2003-02-06 01:48:41 +00:00
|
|
|
|
#define Edq OP_E, dq_mode
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
#define Edqw OP_E, dqw_mode
|
1999-05-03 07:29:11 +00:00
|
|
|
|
#define indirEv OP_indirE, v_mode
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
#define indirEp OP_indirE, f_mode
|
1999-05-03 07:29:11 +00:00
|
|
|
|
#define Ew OP_E, w_mode
|
|
|
|
|
#define Ma OP_E, v_mode
|
* i386-dis.c (OP_M, OP_0f0e, OP_0fae, NOP_Fixup): New functions.
(M, Mp): Use OP_M.
(None, PADLOCK_SPECIAL, PADLOCK_0): Delete.
(GRPPADLCK): Define.
(dis386): Use NOP_Fixup on "nop".
(dis386_twobyte): Use GRPPADLCK on opcode 0xa7.
(twobyte_has_modrm): Set for 0xa7.
(padlock_table): Delete. Move to..
(grps): ..here, using OP_0f07. Use OP_Ofae on lfence, mfence
and clflush.
(print_insn): Revert PADLOCK_SPECIAL code.
(OP_E): Delete sfence, lfence, mfence checks.
* gas/i386/katmai.d: Revert last change.
2004-03-12 13:06:50 +00:00
|
|
|
|
#define M OP_M, 0 /* lea, lgdt, etc. */
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
#define Mp OP_M, f_mode /* 32 or 48 bit memory operand for LDS, LES etc */
|
2001-05-04 11:10:55 +00:00
|
|
|
|
#define Gb OP_G, b_mode
|
1999-05-03 07:29:11 +00:00
|
|
|
|
#define Gv OP_G, v_mode
|
2001-05-04 11:10:55 +00:00
|
|
|
|
#define Gd OP_G, d_mode
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
#define Gdq OP_G, dq_mode
|
1999-05-03 07:29:11 +00:00
|
|
|
|
#define Gw OP_G, w_mode
|
1999-05-17 08:35:42 +00:00
|
|
|
|
#define Rd OP_Rd, d_mode
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
#define Rm OP_Rd, m_mode
|
1999-05-03 07:29:11 +00:00
|
|
|
|
#define Ib OP_I, b_mode
|
|
|
|
|
#define sIb OP_sI, b_mode /* sign extened byte */
|
|
|
|
|
#define Iv OP_I, v_mode
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
#define Iq OP_I, q_mode
|
|
|
|
|
#define Iv64 OP_I64, v_mode
|
1999-05-03 07:29:11 +00:00
|
|
|
|
#define Iw OP_I, w_mode
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
#define I1 OP_I, const_1_mode
|
1999-05-03 07:29:11 +00:00
|
|
|
|
#define Jb OP_J, b_mode
|
|
|
|
|
#define Jv OP_J, v_mode
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
#define Cm OP_C, m_mode
|
|
|
|
|
#define Dm OP_D, m_mode
|
1999-05-03 07:29:11 +00:00
|
|
|
|
#define Td OP_T, d_mode
|
2005-03-29 19:30:47 +00:00
|
|
|
|
#define Sv SEG_Fixup, v_mode
|
1999-05-03 07:29:11 +00:00
|
|
|
|
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
#define RMeAX OP_REG, eAX_reg
|
|
|
|
|
#define RMeBX OP_REG, eBX_reg
|
|
|
|
|
#define RMeCX OP_REG, eCX_reg
|
|
|
|
|
#define RMeDX OP_REG, eDX_reg
|
|
|
|
|
#define RMeSP OP_REG, eSP_reg
|
|
|
|
|
#define RMeBP OP_REG, eBP_reg
|
|
|
|
|
#define RMeSI OP_REG, eSI_reg
|
|
|
|
|
#define RMeDI OP_REG, eDI_reg
|
|
|
|
|
#define RMrAX OP_REG, rAX_reg
|
|
|
|
|
#define RMrBX OP_REG, rBX_reg
|
|
|
|
|
#define RMrCX OP_REG, rCX_reg
|
|
|
|
|
#define RMrDX OP_REG, rDX_reg
|
|
|
|
|
#define RMrSP OP_REG, rSP_reg
|
|
|
|
|
#define RMrBP OP_REG, rBP_reg
|
|
|
|
|
#define RMrSI OP_REG, rSI_reg
|
|
|
|
|
#define RMrDI OP_REG, rDI_reg
|
|
|
|
|
#define RMAL OP_REG, al_reg
|
|
|
|
|
#define RMAL OP_REG, al_reg
|
|
|
|
|
#define RMCL OP_REG, cl_reg
|
|
|
|
|
#define RMDL OP_REG, dl_reg
|
|
|
|
|
#define RMBL OP_REG, bl_reg
|
|
|
|
|
#define RMAH OP_REG, ah_reg
|
|
|
|
|
#define RMCH OP_REG, ch_reg
|
|
|
|
|
#define RMDH OP_REG, dh_reg
|
|
|
|
|
#define RMBH OP_REG, bh_reg
|
|
|
|
|
#define RMAX OP_REG, ax_reg
|
|
|
|
|
#define RMDX OP_REG, dx_reg
|
|
|
|
|
|
|
|
|
|
#define eAX OP_IMREG, eAX_reg
|
|
|
|
|
#define eBX OP_IMREG, eBX_reg
|
|
|
|
|
#define eCX OP_IMREG, eCX_reg
|
|
|
|
|
#define eDX OP_IMREG, eDX_reg
|
|
|
|
|
#define eSP OP_IMREG, eSP_reg
|
|
|
|
|
#define eBP OP_IMREG, eBP_reg
|
|
|
|
|
#define eSI OP_IMREG, eSI_reg
|
|
|
|
|
#define eDI OP_IMREG, eDI_reg
|
|
|
|
|
#define AL OP_IMREG, al_reg
|
|
|
|
|
#define AL OP_IMREG, al_reg
|
|
|
|
|
#define CL OP_IMREG, cl_reg
|
|
|
|
|
#define DL OP_IMREG, dl_reg
|
|
|
|
|
#define BL OP_IMREG, bl_reg
|
|
|
|
|
#define AH OP_IMREG, ah_reg
|
|
|
|
|
#define CH OP_IMREG, ch_reg
|
|
|
|
|
#define DH OP_IMREG, dh_reg
|
|
|
|
|
#define BH OP_IMREG, bh_reg
|
|
|
|
|
#define AX OP_IMREG, ax_reg
|
|
|
|
|
#define DX OP_IMREG, dx_reg
|
|
|
|
|
#define indirDX OP_IMREG, indir_dx_reg
|
1999-05-03 07:29:11 +00:00
|
|
|
|
|
|
|
|
|
#define Sw OP_SEG, w_mode
|
1999-05-13 06:00:30 +00:00
|
|
|
|
#define Ap OP_DIR, 0
|
1999-05-03 07:29:11 +00:00
|
|
|
|
#define Ob OP_OFF, b_mode
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
#define Ob64 OP_OFF64, b_mode
|
1999-05-03 07:29:11 +00:00
|
|
|
|
#define Ov OP_OFF, v_mode
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
#define Ov64 OP_OFF64, v_mode
|
1999-05-03 07:29:11 +00:00
|
|
|
|
#define Xb OP_DSreg, eSI_reg
|
|
|
|
|
#define Xv OP_DSreg, eSI_reg
|
|
|
|
|
#define Yb OP_ESreg, eDI_reg
|
|
|
|
|
#define Yv OP_ESreg, eDI_reg
|
|
|
|
|
#define DSBX OP_DSreg, eBX_reg
|
|
|
|
|
|
|
|
|
|
#define es OP_REG, es_reg
|
|
|
|
|
#define ss OP_REG, ss_reg
|
|
|
|
|
#define cs OP_REG, cs_reg
|
|
|
|
|
#define ds OP_REG, ds_reg
|
|
|
|
|
#define fs OP_REG, fs_reg
|
|
|
|
|
#define gs OP_REG, gs_reg
|
|
|
|
|
|
|
|
|
|
#define MX OP_MMX, 0
|
1999-05-13 06:00:30 +00:00
|
|
|
|
#define XM OP_XMM, 0
|
1999-05-03 07:29:11 +00:00
|
|
|
|
#define EM OP_EM, v_mode
|
1999-05-13 06:00:30 +00:00
|
|
|
|
#define EX OP_EX, v_mode
|
1999-05-17 08:35:42 +00:00
|
|
|
|
#define MS OP_MS, v_mode
|
2001-05-04 11:10:55 +00:00
|
|
|
|
#define XS OP_XS, v_mode
|
1999-05-03 07:29:11 +00:00
|
|
|
|
#define OPSUF OP_3DNowSuffix, 0
|
1999-05-13 06:00:30 +00:00
|
|
|
|
#define OPSIMD OP_SIMD_Suffix, 0
|
1999-05-03 07:29:11 +00:00
|
|
|
|
|
2001-06-06 10:24:18 +00:00
|
|
|
|
#define cond_jump_flag NULL, cond_jump_mode
|
|
|
|
|
#define loop_jcxz_flag NULL, loop_jcxz_mode
|
|
|
|
|
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* bits in sizeflag */
|
|
|
|
|
#define SUFFIX_ALWAYS 4
|
|
|
|
|
#define AFLAG 2
|
|
|
|
|
#define DFLAG 1
|
|
|
|
|
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
#define b_mode 1 /* byte operand */
|
|
|
|
|
#define v_mode 2 /* operand size depends on prefixes */
|
|
|
|
|
#define w_mode 3 /* word operand */
|
|
|
|
|
#define d_mode 4 /* double word operand */
|
|
|
|
|
#define q_mode 5 /* quad word operand */
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
#define t_mode 6 /* ten-byte operand */
|
|
|
|
|
#define x_mode 7 /* 16-byte XMM operand */
|
|
|
|
|
#define m_mode 8 /* d_mode in 32bit, q_mode in 64bit mode. */
|
|
|
|
|
#define cond_jump_mode 9
|
|
|
|
|
#define loop_jcxz_mode 10
|
|
|
|
|
#define dq_mode 11 /* operand size depends on REX prefixes. */
|
|
|
|
|
#define dqw_mode 12 /* registers like dq_mode, memory like w_mode. */
|
|
|
|
|
#define f_mode 13 /* 4- or 6-byte pointer operand */
|
|
|
|
|
#define const_1_mode 14
|
1999-05-03 07:29:11 +00:00
|
|
|
|
|
|
|
|
|
#define es_reg 100
|
|
|
|
|
#define cs_reg 101
|
|
|
|
|
#define ss_reg 102
|
|
|
|
|
#define ds_reg 103
|
|
|
|
|
#define fs_reg 104
|
|
|
|
|
#define gs_reg 105
|
|
|
|
|
|
1999-05-13 06:00:30 +00:00
|
|
|
|
#define eAX_reg 108
|
|
|
|
|
#define eCX_reg 109
|
|
|
|
|
#define eDX_reg 110
|
|
|
|
|
#define eBX_reg 111
|
|
|
|
|
#define eSP_reg 112
|
|
|
|
|
#define eBP_reg 113
|
|
|
|
|
#define eSI_reg 114
|
|
|
|
|
#define eDI_reg 115
|
1999-05-03 07:29:11 +00:00
|
|
|
|
|
|
|
|
|
#define al_reg 116
|
|
|
|
|
#define cl_reg 117
|
|
|
|
|
#define dl_reg 118
|
|
|
|
|
#define bl_reg 119
|
|
|
|
|
#define ah_reg 120
|
|
|
|
|
#define ch_reg 121
|
|
|
|
|
#define dh_reg 122
|
|
|
|
|
#define bh_reg 123
|
|
|
|
|
|
|
|
|
|
#define ax_reg 124
|
|
|
|
|
#define cx_reg 125
|
|
|
|
|
#define dx_reg 126
|
|
|
|
|
#define bx_reg 127
|
|
|
|
|
#define sp_reg 128
|
|
|
|
|
#define bp_reg 129
|
|
|
|
|
#define si_reg 130
|
|
|
|
|
#define di_reg 131
|
|
|
|
|
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
#define rAX_reg 132
|
|
|
|
|
#define rCX_reg 133
|
|
|
|
|
#define rDX_reg 134
|
|
|
|
|
#define rBX_reg 135
|
|
|
|
|
#define rSP_reg 136
|
|
|
|
|
#define rBP_reg 137
|
|
|
|
|
#define rSI_reg 138
|
|
|
|
|
#define rDI_reg 139
|
|
|
|
|
|
1999-05-03 07:29:11 +00:00
|
|
|
|
#define indir_dx_reg 150
|
|
|
|
|
|
2001-06-11 13:25:07 +00:00
|
|
|
|
#define FLOATCODE 1
|
|
|
|
|
#define USE_GROUPS 2
|
|
|
|
|
#define USE_PREFIX_USER_TABLE 3
|
|
|
|
|
#define X86_64_SPECIAL 4
|
|
|
|
|
|
|
|
|
|
#define FLOAT NULL, NULL, FLOATCODE, NULL, 0, NULL, 0
|
|
|
|
|
|
|
|
|
|
#define GRP1b NULL, NULL, USE_GROUPS, NULL, 0, NULL, 0
|
|
|
|
|
#define GRP1S NULL, NULL, USE_GROUPS, NULL, 1, NULL, 0
|
|
|
|
|
#define GRP1Ss NULL, NULL, USE_GROUPS, NULL, 2, NULL, 0
|
|
|
|
|
#define GRP2b NULL, NULL, USE_GROUPS, NULL, 3, NULL, 0
|
|
|
|
|
#define GRP2S NULL, NULL, USE_GROUPS, NULL, 4, NULL, 0
|
|
|
|
|
#define GRP2b_one NULL, NULL, USE_GROUPS, NULL, 5, NULL, 0
|
|
|
|
|
#define GRP2S_one NULL, NULL, USE_GROUPS, NULL, 6, NULL, 0
|
|
|
|
|
#define GRP2b_cl NULL, NULL, USE_GROUPS, NULL, 7, NULL, 0
|
|
|
|
|
#define GRP2S_cl NULL, NULL, USE_GROUPS, NULL, 8, NULL, 0
|
|
|
|
|
#define GRP3b NULL, NULL, USE_GROUPS, NULL, 9, NULL, 0
|
|
|
|
|
#define GRP3S NULL, NULL, USE_GROUPS, NULL, 10, NULL, 0
|
|
|
|
|
#define GRP4 NULL, NULL, USE_GROUPS, NULL, 11, NULL, 0
|
|
|
|
|
#define GRP5 NULL, NULL, USE_GROUPS, NULL, 12, NULL, 0
|
|
|
|
|
#define GRP6 NULL, NULL, USE_GROUPS, NULL, 13, NULL, 0
|
|
|
|
|
#define GRP7 NULL, NULL, USE_GROUPS, NULL, 14, NULL, 0
|
|
|
|
|
#define GRP8 NULL, NULL, USE_GROUPS, NULL, 15, NULL, 0
|
|
|
|
|
#define GRP9 NULL, NULL, USE_GROUPS, NULL, 16, NULL, 0
|
|
|
|
|
#define GRP10 NULL, NULL, USE_GROUPS, NULL, 17, NULL, 0
|
|
|
|
|
#define GRP11 NULL, NULL, USE_GROUPS, NULL, 18, NULL, 0
|
|
|
|
|
#define GRP12 NULL, NULL, USE_GROUPS, NULL, 19, NULL, 0
|
|
|
|
|
#define GRP13 NULL, NULL, USE_GROUPS, NULL, 20, NULL, 0
|
|
|
|
|
#define GRP14 NULL, NULL, USE_GROUPS, NULL, 21, NULL, 0
|
|
|
|
|
#define GRPAMD NULL, NULL, USE_GROUPS, NULL, 22, NULL, 0
|
2004-07-30 12:36:38 +00:00
|
|
|
|
#define GRPPADLCK1 NULL, NULL, USE_GROUPS, NULL, 23, NULL, 0
|
|
|
|
|
#define GRPPADLCK2 NULL, NULL, USE_GROUPS, NULL, 24, NULL, 0
|
2001-06-11 13:25:07 +00:00
|
|
|
|
|
|
|
|
|
#define PREGRP0 NULL, NULL, USE_PREFIX_USER_TABLE, NULL, 0, NULL, 0
|
|
|
|
|
#define PREGRP1 NULL, NULL, USE_PREFIX_USER_TABLE, NULL, 1, NULL, 0
|
|
|
|
|
#define PREGRP2 NULL, NULL, USE_PREFIX_USER_TABLE, NULL, 2, NULL, 0
|
|
|
|
|
#define PREGRP3 NULL, NULL, USE_PREFIX_USER_TABLE, NULL, 3, NULL, 0
|
|
|
|
|
#define PREGRP4 NULL, NULL, USE_PREFIX_USER_TABLE, NULL, 4, NULL, 0
|
|
|
|
|
#define PREGRP5 NULL, NULL, USE_PREFIX_USER_TABLE, NULL, 5, NULL, 0
|
|
|
|
|
#define PREGRP6 NULL, NULL, USE_PREFIX_USER_TABLE, NULL, 6, NULL, 0
|
|
|
|
|
#define PREGRP7 NULL, NULL, USE_PREFIX_USER_TABLE, NULL, 7, NULL, 0
|
|
|
|
|
#define PREGRP8 NULL, NULL, USE_PREFIX_USER_TABLE, NULL, 8, NULL, 0
|
|
|
|
|
#define PREGRP9 NULL, NULL, USE_PREFIX_USER_TABLE, NULL, 9, NULL, 0
|
|
|
|
|
#define PREGRP10 NULL, NULL, USE_PREFIX_USER_TABLE, NULL, 10, NULL, 0
|
|
|
|
|
#define PREGRP11 NULL, NULL, USE_PREFIX_USER_TABLE, NULL, 11, NULL, 0
|
|
|
|
|
#define PREGRP12 NULL, NULL, USE_PREFIX_USER_TABLE, NULL, 12, NULL, 0
|
|
|
|
|
#define PREGRP13 NULL, NULL, USE_PREFIX_USER_TABLE, NULL, 13, NULL, 0
|
|
|
|
|
#define PREGRP14 NULL, NULL, USE_PREFIX_USER_TABLE, NULL, 14, NULL, 0
|
|
|
|
|
#define PREGRP15 NULL, NULL, USE_PREFIX_USER_TABLE, NULL, 15, NULL, 0
|
|
|
|
|
#define PREGRP16 NULL, NULL, USE_PREFIX_USER_TABLE, NULL, 16, NULL, 0
|
|
|
|
|
#define PREGRP17 NULL, NULL, USE_PREFIX_USER_TABLE, NULL, 17, NULL, 0
|
|
|
|
|
#define PREGRP18 NULL, NULL, USE_PREFIX_USER_TABLE, NULL, 18, NULL, 0
|
|
|
|
|
#define PREGRP19 NULL, NULL, USE_PREFIX_USER_TABLE, NULL, 19, NULL, 0
|
|
|
|
|
#define PREGRP20 NULL, NULL, USE_PREFIX_USER_TABLE, NULL, 20, NULL, 0
|
|
|
|
|
#define PREGRP21 NULL, NULL, USE_PREFIX_USER_TABLE, NULL, 21, NULL, 0
|
|
|
|
|
#define PREGRP22 NULL, NULL, USE_PREFIX_USER_TABLE, NULL, 22, NULL, 0
|
|
|
|
|
#define PREGRP23 NULL, NULL, USE_PREFIX_USER_TABLE, NULL, 23, NULL, 0
|
|
|
|
|
#define PREGRP24 NULL, NULL, USE_PREFIX_USER_TABLE, NULL, 24, NULL, 0
|
|
|
|
|
#define PREGRP25 NULL, NULL, USE_PREFIX_USER_TABLE, NULL, 25, NULL, 0
|
|
|
|
|
#define PREGRP26 NULL, NULL, USE_PREFIX_USER_TABLE, NULL, 26, NULL, 0
|
2003-06-23 20:15:34 +00:00
|
|
|
|
#define PREGRP27 NULL, NULL, USE_PREFIX_USER_TABLE, NULL, 27, NULL, 0
|
|
|
|
|
#define PREGRP28 NULL, NULL, USE_PREFIX_USER_TABLE, NULL, 28, NULL, 0
|
|
|
|
|
#define PREGRP29 NULL, NULL, USE_PREFIX_USER_TABLE, NULL, 29, NULL, 0
|
|
|
|
|
#define PREGRP30 NULL, NULL, USE_PREFIX_USER_TABLE, NULL, 30, NULL, 0
|
|
|
|
|
#define PREGRP31 NULL, NULL, USE_PREFIX_USER_TABLE, NULL, 31, NULL, 0
|
|
|
|
|
#define PREGRP32 NULL, NULL, USE_PREFIX_USER_TABLE, NULL, 32, NULL, 0
|
2001-06-11 13:25:07 +00:00
|
|
|
|
|
|
|
|
|
#define X86_64_0 NULL, NULL, X86_64_SPECIAL, NULL, 0, NULL, 0
|
|
|
|
|
|
2003-09-14 15:16:57 +00:00
|
|
|
|
typedef void (*op_rtn) (int bytemode, int sizeflag);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
|
|
|
|
|
struct dis386 {
|
1999-05-17 08:35:42 +00:00
|
|
|
|
const char *name;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
op_rtn op1;
|
|
|
|
|
int bytemode1;
|
|
|
|
|
op_rtn op2;
|
|
|
|
|
int bytemode2;
|
|
|
|
|
op_rtn op3;
|
|
|
|
|
int bytemode3;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/* Upper case letters in the instruction names here are macros.
|
|
|
|
|
'A' => print 'b' if no register operands or suffix_always is true
|
|
|
|
|
'B' => print 'b' if suffix_always is true
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
'C' => print 's' or 'l' ('w' or 'd' in Intel mode) depending on operand
|
|
|
|
|
. size prefix
|
1999-05-03 07:29:11 +00:00
|
|
|
|
'E' => print 'e' if 32-bit form of jcxz
|
2001-06-06 10:24:18 +00:00
|
|
|
|
'F' => print 'w' or 'l' depending on address size prefix (loop insns)
|
2001-06-10 14:07:12 +00:00
|
|
|
|
'H' => print ",pt" or ",pn" branch hint
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
'I' => honor following macro letter even in Intel mode (implemented only
|
|
|
|
|
. for some of the macro letters)
|
|
|
|
|
'J' => print 'l'
|
1999-05-03 07:29:11 +00:00
|
|
|
|
'L' => print 'l' if suffix_always is true
|
|
|
|
|
'N' => print 'n' if instruction has no wait "prefix"
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
'O' => print 'd', or 'o'
|
|
|
|
|
'P' => print 'w', 'l' or 'q' if instruction has an operand size prefix,
|
2001-11-14 03:15:28 +00:00
|
|
|
|
. or suffix_always is true. print 'q' if rex prefix is present.
|
|
|
|
|
'Q' => print 'w', 'l' or 'q' if no register operands or suffix_always
|
|
|
|
|
. is true
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
'R' => print 'w', 'l' or 'q' ("wd" or "dq" in intel mode)
|
|
|
|
|
'S' => print 'w', 'l' or 'q' if suffix_always is true
|
2001-06-11 13:25:07 +00:00
|
|
|
|
'T' => print 'q' in 64bit mode and behave as 'P' otherwise
|
|
|
|
|
'U' => print 'q' in 64bit mode and behave as 'Q' otherwise
|
1999-06-23 06:00:14 +00:00
|
|
|
|
'W' => print 'b' or 'w' ("w" or "de" in intel mode)
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
'X' => print 's', 'd' depending on data16 prefix (for XMM)
|
2001-02-12 16:42:49 +00:00
|
|
|
|
'Y' => 'q' if instruction has an REX 64bit overwrite prefix
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
|
2001-06-11 13:25:07 +00:00
|
|
|
|
Many of the above letters print nothing in Intel mode. See "putop"
|
|
|
|
|
for the details.
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
|
2001-06-11 13:25:07 +00:00
|
|
|
|
Braces '{' and '}', and vertical bars '|', indicate alternative
|
|
|
|
|
mnemonic strings for AT&T, Intel, X86_64 AT&T, and X86_64 Intel
|
|
|
|
|
modes. In cases where there are only two alternatives, the X86_64
|
|
|
|
|
instruction is reserved, and "(bad)" is printed.
|
|
|
|
|
*/
|
1999-05-03 07:29:11 +00:00
|
|
|
|
|
2001-06-11 13:25:07 +00:00
|
|
|
|
static const struct dis386 dis386[] = {
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 00 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "addB", Eb, Gb, XX },
|
|
|
|
|
{ "addS", Ev, Gv, XX },
|
|
|
|
|
{ "addB", Gb, Eb, XX },
|
|
|
|
|
{ "addS", Gv, Ev, XX },
|
|
|
|
|
{ "addB", AL, Ib, XX },
|
|
|
|
|
{ "addS", eAX, Iv, XX },
|
|
|
|
|
{ "push{T|}", es, XX, XX },
|
|
|
|
|
{ "pop{T|}", es, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 08 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "orB", Eb, Gb, XX },
|
|
|
|
|
{ "orS", Ev, Gv, XX },
|
|
|
|
|
{ "orB", Gb, Eb, XX },
|
|
|
|
|
{ "orS", Gv, Ev, XX },
|
|
|
|
|
{ "orB", AL, Ib, XX },
|
|
|
|
|
{ "orS", eAX, Iv, XX },
|
|
|
|
|
{ "push{T|}", cs, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX }, /* 0x0f extended opcode escape */
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 10 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "adcB", Eb, Gb, XX },
|
|
|
|
|
{ "adcS", Ev, Gv, XX },
|
|
|
|
|
{ "adcB", Gb, Eb, XX },
|
|
|
|
|
{ "adcS", Gv, Ev, XX },
|
|
|
|
|
{ "adcB", AL, Ib, XX },
|
|
|
|
|
{ "adcS", eAX, Iv, XX },
|
|
|
|
|
{ "push{T|}", ss, XX, XX },
|
|
|
|
|
{ "popT|}", ss, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 18 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "sbbB", Eb, Gb, XX },
|
|
|
|
|
{ "sbbS", Ev, Gv, XX },
|
|
|
|
|
{ "sbbB", Gb, Eb, XX },
|
|
|
|
|
{ "sbbS", Gv, Ev, XX },
|
|
|
|
|
{ "sbbB", AL, Ib, XX },
|
|
|
|
|
{ "sbbS", eAX, Iv, XX },
|
|
|
|
|
{ "push{T|}", ds, XX, XX },
|
|
|
|
|
{ "pop{T|}", ds, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 20 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "andB", Eb, Gb, XX },
|
|
|
|
|
{ "andS", Ev, Gv, XX },
|
|
|
|
|
{ "andB", Gb, Eb, XX },
|
|
|
|
|
{ "andS", Gv, Ev, XX },
|
|
|
|
|
{ "andB", AL, Ib, XX },
|
|
|
|
|
{ "andS", eAX, Iv, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX }, /* SEG ES prefix */
|
|
|
|
|
{ "daa{|}", XX, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 28 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "subB", Eb, Gb, XX },
|
|
|
|
|
{ "subS", Ev, Gv, XX },
|
|
|
|
|
{ "subB", Gb, Eb, XX },
|
|
|
|
|
{ "subS", Gv, Ev, XX },
|
|
|
|
|
{ "subB", AL, Ib, XX },
|
|
|
|
|
{ "subS", eAX, Iv, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX }, /* SEG CS prefix */
|
|
|
|
|
{ "das{|}", XX, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 30 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "xorB", Eb, Gb, XX },
|
|
|
|
|
{ "xorS", Ev, Gv, XX },
|
|
|
|
|
{ "xorB", Gb, Eb, XX },
|
|
|
|
|
{ "xorS", Gv, Ev, XX },
|
|
|
|
|
{ "xorB", AL, Ib, XX },
|
|
|
|
|
{ "xorS", eAX, Iv, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX }, /* SEG SS prefix */
|
|
|
|
|
{ "aaa{|}", XX, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 38 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "cmpB", Eb, Gb, XX },
|
|
|
|
|
{ "cmpS", Ev, Gv, XX },
|
|
|
|
|
{ "cmpB", Gb, Eb, XX },
|
|
|
|
|
{ "cmpS", Gv, Ev, XX },
|
|
|
|
|
{ "cmpB", AL, Ib, XX },
|
|
|
|
|
{ "cmpS", eAX, Iv, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX }, /* SEG DS prefix */
|
|
|
|
|
{ "aas{|}", XX, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 40 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "inc{S|}", RMeAX, XX, XX },
|
|
|
|
|
{ "inc{S|}", RMeCX, XX, XX },
|
|
|
|
|
{ "inc{S|}", RMeDX, XX, XX },
|
|
|
|
|
{ "inc{S|}", RMeBX, XX, XX },
|
|
|
|
|
{ "inc{S|}", RMeSP, XX, XX },
|
|
|
|
|
{ "inc{S|}", RMeBP, XX, XX },
|
|
|
|
|
{ "inc{S|}", RMeSI, XX, XX },
|
|
|
|
|
{ "inc{S|}", RMeDI, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 48 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "dec{S|}", RMeAX, XX, XX },
|
|
|
|
|
{ "dec{S|}", RMeCX, XX, XX },
|
|
|
|
|
{ "dec{S|}", RMeDX, XX, XX },
|
|
|
|
|
{ "dec{S|}", RMeBX, XX, XX },
|
|
|
|
|
{ "dec{S|}", RMeSP, XX, XX },
|
|
|
|
|
{ "dec{S|}", RMeBP, XX, XX },
|
|
|
|
|
{ "dec{S|}", RMeSI, XX, XX },
|
|
|
|
|
{ "dec{S|}", RMeDI, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 50 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "pushS", RMrAX, XX, XX },
|
|
|
|
|
{ "pushS", RMrCX, XX, XX },
|
|
|
|
|
{ "pushS", RMrDX, XX, XX },
|
|
|
|
|
{ "pushS", RMrBX, XX, XX },
|
|
|
|
|
{ "pushS", RMrSP, XX, XX },
|
|
|
|
|
{ "pushS", RMrBP, XX, XX },
|
|
|
|
|
{ "pushS", RMrSI, XX, XX },
|
|
|
|
|
{ "pushS", RMrDI, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 58 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "popS", RMrAX, XX, XX },
|
|
|
|
|
{ "popS", RMrCX, XX, XX },
|
|
|
|
|
{ "popS", RMrDX, XX, XX },
|
|
|
|
|
{ "popS", RMrBX, XX, XX },
|
|
|
|
|
{ "popS", RMrSP, XX, XX },
|
|
|
|
|
{ "popS", RMrBP, XX, XX },
|
|
|
|
|
{ "popS", RMrSI, XX, XX },
|
|
|
|
|
{ "popS", RMrDI, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 60 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "pusha{P|}", XX, XX, XX },
|
|
|
|
|
{ "popa{P|}", XX, XX, XX },
|
|
|
|
|
{ "bound{S|}", Gv, Ma, XX },
|
|
|
|
|
{ X86_64_0 },
|
|
|
|
|
{ "(bad)", XX, XX, XX }, /* seg fs */
|
|
|
|
|
{ "(bad)", XX, XX, XX }, /* seg gs */
|
|
|
|
|
{ "(bad)", XX, XX, XX }, /* op size prefix */
|
|
|
|
|
{ "(bad)", XX, XX, XX }, /* adr size prefix */
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 68 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "pushT", Iq, XX, XX },
|
|
|
|
|
{ "imulS", Gv, Ev, Iv },
|
|
|
|
|
{ "pushT", sIb, XX, XX },
|
|
|
|
|
{ "imulS", Gv, Ev, sIb },
|
|
|
|
|
{ "ins{b||b|}", Yb, indirDX, XX },
|
|
|
|
|
{ "ins{R||R|}", Yv, indirDX, XX },
|
|
|
|
|
{ "outs{b||b|}", indirDX, Xb, XX },
|
|
|
|
|
{ "outs{R||R|}", indirDX, Xv, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 70 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "joH", Jb, XX, cond_jump_flag },
|
|
|
|
|
{ "jnoH", Jb, XX, cond_jump_flag },
|
|
|
|
|
{ "jbH", Jb, XX, cond_jump_flag },
|
|
|
|
|
{ "jaeH", Jb, XX, cond_jump_flag },
|
|
|
|
|
{ "jeH", Jb, XX, cond_jump_flag },
|
|
|
|
|
{ "jneH", Jb, XX, cond_jump_flag },
|
|
|
|
|
{ "jbeH", Jb, XX, cond_jump_flag },
|
|
|
|
|
{ "jaH", Jb, XX, cond_jump_flag },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 78 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "jsH", Jb, XX, cond_jump_flag },
|
|
|
|
|
{ "jnsH", Jb, XX, cond_jump_flag },
|
|
|
|
|
{ "jpH", Jb, XX, cond_jump_flag },
|
|
|
|
|
{ "jnpH", Jb, XX, cond_jump_flag },
|
|
|
|
|
{ "jlH", Jb, XX, cond_jump_flag },
|
|
|
|
|
{ "jgeH", Jb, XX, cond_jump_flag },
|
|
|
|
|
{ "jleH", Jb, XX, cond_jump_flag },
|
|
|
|
|
{ "jgH", Jb, XX, cond_jump_flag },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 80 */
|
|
|
|
|
{ GRP1b },
|
|
|
|
|
{ GRP1S },
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "(bad)", XX, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{ GRP1Ss },
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "testB", Eb, Gb, XX },
|
|
|
|
|
{ "testS", Ev, Gv, XX },
|
|
|
|
|
{ "xchgB", Eb, Gb, XX },
|
|
|
|
|
{ "xchgS", Ev, Gv, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 88 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "movB", Eb, Gb, XX },
|
|
|
|
|
{ "movS", Ev, Gv, XX },
|
|
|
|
|
{ "movB", Gb, Eb, XX },
|
|
|
|
|
{ "movS", Gv, Ev, XX },
|
2005-03-29 19:30:47 +00:00
|
|
|
|
{ "movQ", Sv, Sw, XX },
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "leaS", Gv, M, XX },
|
2005-03-29 19:30:47 +00:00
|
|
|
|
{ "movQ", Sw, Sv, XX },
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "popU", Ev, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 90 */
|
* i386-dis.c (OP_M, OP_0f0e, OP_0fae, NOP_Fixup): New functions.
(M, Mp): Use OP_M.
(None, PADLOCK_SPECIAL, PADLOCK_0): Delete.
(GRPPADLCK): Define.
(dis386): Use NOP_Fixup on "nop".
(dis386_twobyte): Use GRPPADLCK on opcode 0xa7.
(twobyte_has_modrm): Set for 0xa7.
(padlock_table): Delete. Move to..
(grps): ..here, using OP_0f07. Use OP_Ofae on lfence, mfence
and clflush.
(print_insn): Revert PADLOCK_SPECIAL code.
(OP_E): Delete sfence, lfence, mfence checks.
* gas/i386/katmai.d: Revert last change.
2004-03-12 13:06:50 +00:00
|
|
|
|
{ "nop", NOP_Fixup, 0, XX, XX },
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "xchgS", RMeCX, eAX, XX },
|
|
|
|
|
{ "xchgS", RMeDX, eAX, XX },
|
|
|
|
|
{ "xchgS", RMeBX, eAX, XX },
|
|
|
|
|
{ "xchgS", RMeSP, eAX, XX },
|
|
|
|
|
{ "xchgS", RMeBP, eAX, XX },
|
|
|
|
|
{ "xchgS", RMeSI, eAX, XX },
|
|
|
|
|
{ "xchgS", RMeDI, eAX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 98 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "cW{tR||tR|}", XX, XX, XX },
|
|
|
|
|
{ "cR{tO||tO|}", XX, XX, XX },
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
{ "Jcall{T|}", Ap, XX, XX },
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "(bad)", XX, XX, XX }, /* fwait */
|
|
|
|
|
{ "pushfT", XX, XX, XX },
|
|
|
|
|
{ "popfT", XX, XX, XX },
|
|
|
|
|
{ "sahf{|}", XX, XX, XX },
|
|
|
|
|
{ "lahf{|}", XX, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* a0 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "movB", AL, Ob64, XX },
|
|
|
|
|
{ "movS", eAX, Ov64, XX },
|
|
|
|
|
{ "movB", Ob64, AL, XX },
|
|
|
|
|
{ "movS", Ov64, eAX, XX },
|
|
|
|
|
{ "movs{b||b|}", Yb, Xb, XX },
|
|
|
|
|
{ "movs{R||R|}", Yv, Xv, XX },
|
|
|
|
|
{ "cmps{b||b|}", Xb, Yb, XX },
|
|
|
|
|
{ "cmps{R||R|}", Xv, Yv, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* a8 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "testB", AL, Ib, XX },
|
|
|
|
|
{ "testS", eAX, Iv, XX },
|
|
|
|
|
{ "stosB", Yb, AL, XX },
|
|
|
|
|
{ "stosS", Yv, eAX, XX },
|
|
|
|
|
{ "lodsB", AL, Xb, XX },
|
|
|
|
|
{ "lodsS", eAX, Xv, XX },
|
|
|
|
|
{ "scasB", AL, Yb, XX },
|
|
|
|
|
{ "scasS", eAX, Yv, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* b0 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "movB", RMAL, Ib, XX },
|
|
|
|
|
{ "movB", RMCL, Ib, XX },
|
|
|
|
|
{ "movB", RMDL, Ib, XX },
|
|
|
|
|
{ "movB", RMBL, Ib, XX },
|
|
|
|
|
{ "movB", RMAH, Ib, XX },
|
|
|
|
|
{ "movB", RMCH, Ib, XX },
|
|
|
|
|
{ "movB", RMDH, Ib, XX },
|
|
|
|
|
{ "movB", RMBH, Ib, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* b8 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "movS", RMeAX, Iv64, XX },
|
|
|
|
|
{ "movS", RMeCX, Iv64, XX },
|
|
|
|
|
{ "movS", RMeDX, Iv64, XX },
|
|
|
|
|
{ "movS", RMeBX, Iv64, XX },
|
|
|
|
|
{ "movS", RMeSP, Iv64, XX },
|
|
|
|
|
{ "movS", RMeBP, Iv64, XX },
|
|
|
|
|
{ "movS", RMeSI, Iv64, XX },
|
|
|
|
|
{ "movS", RMeDI, Iv64, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* c0 */
|
|
|
|
|
{ GRP2b },
|
|
|
|
|
{ GRP2S },
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "retT", Iw, XX, XX },
|
|
|
|
|
{ "retT", XX, XX, XX },
|
|
|
|
|
{ "les{S|}", Gv, Mp, XX },
|
|
|
|
|
{ "ldsS", Gv, Mp, XX },
|
|
|
|
|
{ "movA", Eb, Ib, XX },
|
|
|
|
|
{ "movQ", Ev, Iv, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* c8 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "enterT", Iw, Ib, XX },
|
|
|
|
|
{ "leaveT", XX, XX, XX },
|
|
|
|
|
{ "lretP", Iw, XX, XX },
|
|
|
|
|
{ "lretP", XX, XX, XX },
|
|
|
|
|
{ "int3", XX, XX, XX },
|
|
|
|
|
{ "int", Ib, XX, XX },
|
|
|
|
|
{ "into{|}", XX, XX, XX },
|
|
|
|
|
{ "iretP", XX, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* d0 */
|
|
|
|
|
{ GRP2b_one },
|
|
|
|
|
{ GRP2S_one },
|
|
|
|
|
{ GRP2b_cl },
|
|
|
|
|
{ GRP2S_cl },
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "aam{|}", sIb, XX, XX },
|
|
|
|
|
{ "aad{|}", sIb, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "xlat", DSBX, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* d8 */
|
|
|
|
|
{ FLOAT },
|
|
|
|
|
{ FLOAT },
|
|
|
|
|
{ FLOAT },
|
|
|
|
|
{ FLOAT },
|
|
|
|
|
{ FLOAT },
|
|
|
|
|
{ FLOAT },
|
|
|
|
|
{ FLOAT },
|
|
|
|
|
{ FLOAT },
|
|
|
|
|
/* e0 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "loopneFH", Jb, XX, loop_jcxz_flag },
|
|
|
|
|
{ "loopeFH", Jb, XX, loop_jcxz_flag },
|
|
|
|
|
{ "loopFH", Jb, XX, loop_jcxz_flag },
|
|
|
|
|
{ "jEcxzH", Jb, XX, loop_jcxz_flag },
|
|
|
|
|
{ "inB", AL, Ib, XX },
|
|
|
|
|
{ "inS", eAX, Ib, XX },
|
|
|
|
|
{ "outB", Ib, AL, XX },
|
|
|
|
|
{ "outS", Ib, eAX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* e8 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "callT", Jv, XX, XX },
|
|
|
|
|
{ "jmpT", Jv, XX, XX },
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
{ "Jjmp{T|}", Ap, XX, XX },
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "jmp", Jb, XX, XX },
|
|
|
|
|
{ "inB", AL, indirDX, XX },
|
|
|
|
|
{ "inS", eAX, indirDX, XX },
|
|
|
|
|
{ "outB", indirDX, AL, XX },
|
|
|
|
|
{ "outS", indirDX, eAX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* f0 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "(bad)", XX, XX, XX }, /* lock prefix */
|
2003-03-22 18:56:45 +00:00
|
|
|
|
{ "icebp", XX, XX, XX },
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "(bad)", XX, XX, XX }, /* repne */
|
|
|
|
|
{ "(bad)", XX, XX, XX }, /* repz */
|
|
|
|
|
{ "hlt", XX, XX, XX },
|
|
|
|
|
{ "cmc", XX, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{ GRP3b },
|
|
|
|
|
{ GRP3S },
|
|
|
|
|
/* f8 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "clc", XX, XX, XX },
|
|
|
|
|
{ "stc", XX, XX, XX },
|
|
|
|
|
{ "cli", XX, XX, XX },
|
|
|
|
|
{ "sti", XX, XX, XX },
|
|
|
|
|
{ "cld", XX, XX, XX },
|
|
|
|
|
{ "std", XX, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{ GRP4 },
|
|
|
|
|
{ GRP5 },
|
|
|
|
|
};
|
|
|
|
|
|
2001-06-11 13:25:07 +00:00
|
|
|
|
static const struct dis386 dis386_twobyte[] = {
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 00 */
|
|
|
|
|
{ GRP6 },
|
|
|
|
|
{ GRP7 },
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "larS", Gv, Ew, XX },
|
|
|
|
|
{ "lslS", Gv, Ew, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "syscall", XX, XX, XX },
|
|
|
|
|
{ "clts", XX, XX, XX },
|
|
|
|
|
{ "sysretP", XX, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 08 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "invd", XX, XX, XX },
|
|
|
|
|
{ "wbinvd", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "ud2a", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
1999-05-13 06:00:30 +00:00
|
|
|
|
{ GRPAMD },
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "femms", XX, XX, XX },
|
2001-07-29 05:00:14 +00:00
|
|
|
|
{ "", MX, EM, OPSUF }, /* See OP_3DNowSuffix. */
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 10 */
|
1999-05-13 06:00:30 +00:00
|
|
|
|
{ PREGRP8 },
|
|
|
|
|
{ PREGRP9 },
|
2003-06-23 20:15:34 +00:00
|
|
|
|
{ PREGRP30 },
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "movlpX", EX, XM, SIMD_Fixup, 'h' },
|
|
|
|
|
{ "unpcklpX", XM, EX, XX },
|
|
|
|
|
{ "unpckhpX", XM, EX, XX },
|
2003-06-23 20:15:34 +00:00
|
|
|
|
{ PREGRP31 },
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "movhpX", EX, XM, SIMD_Fixup, 'l' },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 18 */
|
1999-05-13 06:00:30 +00:00
|
|
|
|
{ GRP14 },
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 20 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "movL", Rm, Cm, XX },
|
|
|
|
|
{ "movL", Rm, Dm, XX },
|
|
|
|
|
{ "movL", Cm, Rm, XX },
|
|
|
|
|
{ "movL", Dm, Rm, XX },
|
|
|
|
|
{ "movL", Rd, Td, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "movL", Td, Rd, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 28 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "movapX", XM, EX, XX },
|
|
|
|
|
{ "movapX", EX, XM, XX },
|
1999-05-13 06:00:30 +00:00
|
|
|
|
{ PREGRP2 },
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "movntpX", Ev, XM, XX },
|
1999-05-17 08:35:42 +00:00
|
|
|
|
{ PREGRP4 },
|
1999-05-13 06:00:30 +00:00
|
|
|
|
{ PREGRP3 },
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "ucomisX", XM,EX, XX },
|
|
|
|
|
{ "comisX", XM,EX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 30 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "wrmsr", XX, XX, XX },
|
|
|
|
|
{ "rdtsc", XX, XX, XX },
|
|
|
|
|
{ "rdmsr", XX, XX, XX },
|
|
|
|
|
{ "rdpmc", XX, XX, XX },
|
|
|
|
|
{ "sysenter", XX, XX, XX },
|
|
|
|
|
{ "sysexit", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 38 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 40 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "cmovo", Gv, Ev, XX },
|
|
|
|
|
{ "cmovno", Gv, Ev, XX },
|
|
|
|
|
{ "cmovb", Gv, Ev, XX },
|
|
|
|
|
{ "cmovae", Gv, Ev, XX },
|
|
|
|
|
{ "cmove", Gv, Ev, XX },
|
|
|
|
|
{ "cmovne", Gv, Ev, XX },
|
|
|
|
|
{ "cmovbe", Gv, Ev, XX },
|
|
|
|
|
{ "cmova", Gv, Ev, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 48 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "cmovs", Gv, Ev, XX },
|
|
|
|
|
{ "cmovns", Gv, Ev, XX },
|
|
|
|
|
{ "cmovp", Gv, Ev, XX },
|
|
|
|
|
{ "cmovnp", Gv, Ev, XX },
|
|
|
|
|
{ "cmovl", Gv, Ev, XX },
|
|
|
|
|
{ "cmovge", Gv, Ev, XX },
|
|
|
|
|
{ "cmovle", Gv, Ev, XX },
|
|
|
|
|
{ "cmovg", Gv, Ev, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 50 */
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
{ "movmskpX", Gdq, XS, XX },
|
1999-05-13 06:00:30 +00:00
|
|
|
|
{ PREGRP13 },
|
|
|
|
|
{ PREGRP12 },
|
|
|
|
|
{ PREGRP11 },
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "andpX", XM, EX, XX },
|
|
|
|
|
{ "andnpX", XM, EX, XX },
|
|
|
|
|
{ "orpX", XM, EX, XX },
|
|
|
|
|
{ "xorpX", XM, EX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 58 */
|
1999-05-13 06:00:30 +00:00
|
|
|
|
{ PREGRP0 },
|
|
|
|
|
{ PREGRP10 },
|
2001-01-10 14:14:25 +00:00
|
|
|
|
{ PREGRP17 },
|
|
|
|
|
{ PREGRP16 },
|
1999-05-13 06:00:30 +00:00
|
|
|
|
{ PREGRP14 },
|
|
|
|
|
{ PREGRP7 },
|
|
|
|
|
{ PREGRP5 },
|
1999-05-17 08:35:42 +00:00
|
|
|
|
{ PREGRP6 },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 60 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "punpcklbw", MX, EM, XX },
|
|
|
|
|
{ "punpcklwd", MX, EM, XX },
|
|
|
|
|
{ "punpckldq", MX, EM, XX },
|
|
|
|
|
{ "packsswb", MX, EM, XX },
|
|
|
|
|
{ "pcmpgtb", MX, EM, XX },
|
|
|
|
|
{ "pcmpgtw", MX, EM, XX },
|
|
|
|
|
{ "pcmpgtd", MX, EM, XX },
|
|
|
|
|
{ "packuswb", MX, EM, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 68 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "punpckhbw", MX, EM, XX },
|
|
|
|
|
{ "punpckhwd", MX, EM, XX },
|
|
|
|
|
{ "punpckhdq", MX, EM, XX },
|
|
|
|
|
{ "packssdw", MX, EM, XX },
|
2001-03-24 06:29:16 +00:00
|
|
|
|
{ PREGRP26 },
|
2001-01-10 14:14:25 +00:00
|
|
|
|
{ PREGRP24 },
|
2003-02-06 01:48:41 +00:00
|
|
|
|
{ "movd", MX, Edq, XX },
|
2001-01-10 14:14:25 +00:00
|
|
|
|
{ PREGRP19 },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 70 */
|
2001-01-10 14:14:25 +00:00
|
|
|
|
{ PREGRP22 },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{ GRP10 },
|
|
|
|
|
{ GRP11 },
|
|
|
|
|
{ GRP12 },
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "pcmpeqb", MX, EM, XX },
|
|
|
|
|
{ "pcmpeqw", MX, EM, XX },
|
|
|
|
|
{ "pcmpeqd", MX, EM, XX },
|
|
|
|
|
{ "emms", XX, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 78 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
2003-06-23 20:15:34 +00:00
|
|
|
|
{ PREGRP28 },
|
|
|
|
|
{ PREGRP29 },
|
2001-01-10 14:14:25 +00:00
|
|
|
|
{ PREGRP23 },
|
|
|
|
|
{ PREGRP20 },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 80 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "joH", Jv, XX, cond_jump_flag },
|
|
|
|
|
{ "jnoH", Jv, XX, cond_jump_flag },
|
|
|
|
|
{ "jbH", Jv, XX, cond_jump_flag },
|
|
|
|
|
{ "jaeH", Jv, XX, cond_jump_flag },
|
|
|
|
|
{ "jeH", Jv, XX, cond_jump_flag },
|
|
|
|
|
{ "jneH", Jv, XX, cond_jump_flag },
|
|
|
|
|
{ "jbeH", Jv, XX, cond_jump_flag },
|
|
|
|
|
{ "jaH", Jv, XX, cond_jump_flag },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 88 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "jsH", Jv, XX, cond_jump_flag },
|
|
|
|
|
{ "jnsH", Jv, XX, cond_jump_flag },
|
|
|
|
|
{ "jpH", Jv, XX, cond_jump_flag },
|
|
|
|
|
{ "jnpH", Jv, XX, cond_jump_flag },
|
|
|
|
|
{ "jlH", Jv, XX, cond_jump_flag },
|
|
|
|
|
{ "jgeH", Jv, XX, cond_jump_flag },
|
|
|
|
|
{ "jleH", Jv, XX, cond_jump_flag },
|
|
|
|
|
{ "jgH", Jv, XX, cond_jump_flag },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 90 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "seto", Eb, XX, XX },
|
|
|
|
|
{ "setno", Eb, XX, XX },
|
|
|
|
|
{ "setb", Eb, XX, XX },
|
|
|
|
|
{ "setae", Eb, XX, XX },
|
|
|
|
|
{ "sete", Eb, XX, XX },
|
|
|
|
|
{ "setne", Eb, XX, XX },
|
|
|
|
|
{ "setbe", Eb, XX, XX },
|
|
|
|
|
{ "seta", Eb, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 98 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "sets", Eb, XX, XX },
|
|
|
|
|
{ "setns", Eb, XX, XX },
|
|
|
|
|
{ "setp", Eb, XX, XX },
|
|
|
|
|
{ "setnp", Eb, XX, XX },
|
|
|
|
|
{ "setl", Eb, XX, XX },
|
|
|
|
|
{ "setge", Eb, XX, XX },
|
|
|
|
|
{ "setle", Eb, XX, XX },
|
|
|
|
|
{ "setg", Eb, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* a0 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "pushT", fs, XX, XX },
|
|
|
|
|
{ "popT", fs, XX, XX },
|
|
|
|
|
{ "cpuid", XX, XX, XX },
|
|
|
|
|
{ "btS", Ev, Gv, XX },
|
|
|
|
|
{ "shldS", Ev, Gv, Ib },
|
|
|
|
|
{ "shldS", Ev, Gv, CL },
|
2004-07-30 12:36:38 +00:00
|
|
|
|
{ GRPPADLCK2 },
|
|
|
|
|
{ GRPPADLCK1 },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* a8 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "pushT", gs, XX, XX },
|
|
|
|
|
{ "popT", gs, XX, XX },
|
|
|
|
|
{ "rsm", XX, XX, XX },
|
|
|
|
|
{ "btsS", Ev, Gv, XX },
|
|
|
|
|
{ "shrdS", Ev, Gv, Ib },
|
|
|
|
|
{ "shrdS", Ev, Gv, CL },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{ GRP13 },
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "imulS", Gv, Ev, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* b0 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "cmpxchgB", Eb, Gb, XX },
|
|
|
|
|
{ "cmpxchgS", Ev, Gv, XX },
|
|
|
|
|
{ "lssS", Gv, Mp, XX },
|
|
|
|
|
{ "btrS", Ev, Gv, XX },
|
|
|
|
|
{ "lfsS", Gv, Mp, XX },
|
|
|
|
|
{ "lgsS", Gv, Mp, XX },
|
|
|
|
|
{ "movz{bR|x|bR|x}", Gv, Eb, XX },
|
|
|
|
|
{ "movz{wR|x|wR|x}", Gv, Ew, XX }, /* yes, there really is movzww ! */
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* b8 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "ud2b", XX, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{ GRP8 },
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "btcS", Ev, Gv, XX },
|
|
|
|
|
{ "bsfS", Gv, Ev, XX },
|
|
|
|
|
{ "bsrS", Gv, Ev, XX },
|
|
|
|
|
{ "movs{bR|x|bR|x}", Gv, Eb, XX },
|
|
|
|
|
{ "movs{wR|x|wR|x}", Gv, Ew, XX }, /* yes, there really is movsww ! */
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* c0 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "xaddB", Eb, Gb, XX },
|
|
|
|
|
{ "xaddS", Ev, Gv, XX },
|
1999-05-13 06:00:30 +00:00
|
|
|
|
{ PREGRP1 },
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "movntiS", Ev, Gv, XX },
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
{ "pinsrw", MX, Edqw, Ib },
|
|
|
|
|
{ "pextrw", Gdq, MS, Ib },
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "shufpX", XM, EX, Ib },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{ GRP9 },
|
|
|
|
|
/* c8 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "bswap", RMeAX, XX, XX },
|
|
|
|
|
{ "bswap", RMeCX, XX, XX },
|
|
|
|
|
{ "bswap", RMeDX, XX, XX },
|
|
|
|
|
{ "bswap", RMeBX, XX, XX },
|
|
|
|
|
{ "bswap", RMeSP, XX, XX },
|
|
|
|
|
{ "bswap", RMeBP, XX, XX },
|
|
|
|
|
{ "bswap", RMeSI, XX, XX },
|
|
|
|
|
{ "bswap", RMeDI, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* d0 */
|
2003-06-23 20:15:34 +00:00
|
|
|
|
{ PREGRP27 },
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "psrlw", MX, EM, XX },
|
|
|
|
|
{ "psrld", MX, EM, XX },
|
|
|
|
|
{ "psrlq", MX, EM, XX },
|
|
|
|
|
{ "paddq", MX, EM, XX },
|
|
|
|
|
{ "pmullw", MX, EM, XX },
|
2001-01-10 14:14:25 +00:00
|
|
|
|
{ PREGRP21 },
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
{ "pmovmskb", Gdq, MS, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* d8 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "psubusb", MX, EM, XX },
|
|
|
|
|
{ "psubusw", MX, EM, XX },
|
|
|
|
|
{ "pminub", MX, EM, XX },
|
|
|
|
|
{ "pand", MX, EM, XX },
|
|
|
|
|
{ "paddusb", MX, EM, XX },
|
|
|
|
|
{ "paddusw", MX, EM, XX },
|
|
|
|
|
{ "pmaxub", MX, EM, XX },
|
|
|
|
|
{ "pandn", MX, EM, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* e0 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "pavgb", MX, EM, XX },
|
|
|
|
|
{ "psraw", MX, EM, XX },
|
|
|
|
|
{ "psrad", MX, EM, XX },
|
|
|
|
|
{ "pavgw", MX, EM, XX },
|
|
|
|
|
{ "pmulhuw", MX, EM, XX },
|
|
|
|
|
{ "pmulhw", MX, EM, XX },
|
2001-01-10 14:14:25 +00:00
|
|
|
|
{ PREGRP15 },
|
2001-03-24 06:29:16 +00:00
|
|
|
|
{ PREGRP25 },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* e8 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "psubsb", MX, EM, XX },
|
|
|
|
|
{ "psubsw", MX, EM, XX },
|
|
|
|
|
{ "pminsw", MX, EM, XX },
|
|
|
|
|
{ "por", MX, EM, XX },
|
|
|
|
|
{ "paddsb", MX, EM, XX },
|
|
|
|
|
{ "paddsw", MX, EM, XX },
|
|
|
|
|
{ "pmaxsw", MX, EM, XX },
|
|
|
|
|
{ "pxor", MX, EM, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* f0 */
|
2003-06-23 20:15:34 +00:00
|
|
|
|
{ PREGRP32 },
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "psllw", MX, EM, XX },
|
|
|
|
|
{ "pslld", MX, EM, XX },
|
|
|
|
|
{ "psllq", MX, EM, XX },
|
|
|
|
|
{ "pmuludq", MX, EM, XX },
|
|
|
|
|
{ "pmaddwd", MX, EM, XX },
|
|
|
|
|
{ "psadbw", MX, EM, XX },
|
2001-01-10 14:14:25 +00:00
|
|
|
|
{ PREGRP18 },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* f8 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "psubb", MX, EM, XX },
|
|
|
|
|
{ "psubw", MX, EM, XX },
|
|
|
|
|
{ "psubd", MX, EM, XX },
|
|
|
|
|
{ "psubq", MX, EM, XX },
|
|
|
|
|
{ "paddb", MX, EM, XX },
|
|
|
|
|
{ "paddw", MX, EM, XX },
|
|
|
|
|
{ "paddd", MX, EM, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX }
|
1999-05-03 07:29:11 +00:00
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static const unsigned char onebyte_has_modrm[256] = {
|
1999-05-13 06:00:30 +00:00
|
|
|
|
/* 0 1 2 3 4 5 6 7 8 9 a b c d e f */
|
|
|
|
|
/* ------------------------------- */
|
|
|
|
|
/* 00 */ 1,1,1,1,0,0,0,0,1,1,1,1,0,0,0,0, /* 00 */
|
|
|
|
|
/* 10 */ 1,1,1,1,0,0,0,0,1,1,1,1,0,0,0,0, /* 10 */
|
|
|
|
|
/* 20 */ 1,1,1,1,0,0,0,0,1,1,1,1,0,0,0,0, /* 20 */
|
|
|
|
|
/* 30 */ 1,1,1,1,0,0,0,0,1,1,1,1,0,0,0,0, /* 30 */
|
|
|
|
|
/* 40 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* 40 */
|
|
|
|
|
/* 50 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* 50 */
|
|
|
|
|
/* 60 */ 0,0,1,1,0,0,0,0,0,1,0,1,0,0,0,0, /* 60 */
|
|
|
|
|
/* 70 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* 70 */
|
|
|
|
|
/* 80 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* 80 */
|
|
|
|
|
/* 90 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* 90 */
|
|
|
|
|
/* a0 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* a0 */
|
|
|
|
|
/* b0 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* b0 */
|
|
|
|
|
/* c0 */ 1,1,0,0,1,1,1,1,0,0,0,0,0,0,0,0, /* c0 */
|
|
|
|
|
/* d0 */ 1,1,1,1,0,0,0,0,1,1,1,1,1,1,1,1, /* d0 */
|
|
|
|
|
/* e0 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* e0 */
|
|
|
|
|
/* f0 */ 0,0,0,0,0,0,1,1,0,0,0,0,0,0,1,1 /* f0 */
|
|
|
|
|
/* ------------------------------- */
|
|
|
|
|
/* 0 1 2 3 4 5 6 7 8 9 a b c d e f */
|
1999-05-03 07:29:11 +00:00
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static const unsigned char twobyte_has_modrm[256] = {
|
1999-05-13 06:00:30 +00:00
|
|
|
|
/* 0 1 2 3 4 5 6 7 8 9 a b c d e f */
|
|
|
|
|
/* ------------------------------- */
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 00 */ 1,1,1,1,0,0,0,0,0,0,0,0,0,1,0,1, /* 0f */
|
1999-05-13 06:00:30 +00:00
|
|
|
|
/* 10 */ 1,1,1,1,1,1,1,1,1,0,0,0,0,0,0,0, /* 1f */
|
2001-05-12 12:07:10 +00:00
|
|
|
|
/* 20 */ 1,1,1,1,1,0,1,0,1,1,1,1,1,1,1,1, /* 2f */
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 30 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* 3f */
|
|
|
|
|
/* 40 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* 4f */
|
2001-05-12 12:07:10 +00:00
|
|
|
|
/* 50 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* 5f */
|
|
|
|
|
/* 60 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* 6f */
|
2003-06-23 20:15:34 +00:00
|
|
|
|
/* 70 */ 1,1,1,1,1,1,1,0,0,0,0,0,1,1,1,1, /* 7f */
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 80 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* 8f */
|
|
|
|
|
/* 90 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* 9f */
|
2004-07-30 12:36:38 +00:00
|
|
|
|
/* a0 */ 0,0,0,1,1,1,1,1,0,0,0,1,1,1,1,1, /* af */
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* b0 */ 1,1,1,1,1,1,1,1,0,0,1,1,1,1,1,1, /* bf */
|
|
|
|
|
/* c0 */ 1,1,1,1,1,1,1,1,0,0,0,0,0,0,0,0, /* cf */
|
2003-06-23 20:15:34 +00:00
|
|
|
|
/* d0 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* df */
|
2001-05-12 12:07:10 +00:00
|
|
|
|
/* e0 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* ef */
|
2003-06-23 20:15:34 +00:00
|
|
|
|
/* f0 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,0 /* ff */
|
1999-05-13 06:00:30 +00:00
|
|
|
|
/* ------------------------------- */
|
|
|
|
|
/* 0 1 2 3 4 5 6 7 8 9 a b c d e f */
|
|
|
|
|
};
|
|
|
|
|
|
2001-01-10 14:14:25 +00:00
|
|
|
|
static const unsigned char twobyte_uses_SSE_prefix[256] = {
|
1999-05-13 06:00:30 +00:00
|
|
|
|
/* 0 1 2 3 4 5 6 7 8 9 a b c d e f */
|
|
|
|
|
/* ------------------------------- */
|
|
|
|
|
/* 00 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* 0f */
|
2003-06-23 20:15:34 +00:00
|
|
|
|
/* 10 */ 1,1,1,0,0,0,1,0,0,0,0,0,0,0,0,0, /* 1f */
|
1999-05-13 06:00:30 +00:00
|
|
|
|
/* 20 */ 0,0,0,0,0,0,0,0,0,0,1,0,1,1,0,0, /* 2f */
|
|
|
|
|
/* 30 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* 3f */
|
|
|
|
|
/* 40 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* 4f */
|
2001-01-10 14:14:25 +00:00
|
|
|
|
/* 50 */ 0,1,1,1,0,0,0,0,1,1,1,1,1,1,1,1, /* 5f */
|
|
|
|
|
/* 60 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1, /* 6f */
|
2003-06-23 20:15:34 +00:00
|
|
|
|
/* 70 */ 1,0,0,0,0,0,0,0,0,0,0,0,1,1,1,1, /* 7f */
|
1999-05-13 06:00:30 +00:00
|
|
|
|
/* 80 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* 8f */
|
|
|
|
|
/* 90 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* 9f */
|
|
|
|
|
/* a0 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* af */
|
|
|
|
|
/* b0 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* bf */
|
|
|
|
|
/* c0 */ 0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0, /* cf */
|
2003-06-23 20:15:34 +00:00
|
|
|
|
/* d0 */ 1,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0, /* df */
|
2001-01-10 14:14:25 +00:00
|
|
|
|
/* e0 */ 0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0, /* ef */
|
2003-06-23 20:15:34 +00:00
|
|
|
|
/* f0 */ 1,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0 /* ff */
|
1999-05-13 06:00:30 +00:00
|
|
|
|
/* ------------------------------- */
|
|
|
|
|
/* 0 1 2 3 4 5 6 7 8 9 a b c d e f */
|
1999-05-03 07:29:11 +00:00
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static char obuf[100];
|
|
|
|
|
static char *obufp;
|
|
|
|
|
static char scratchbuf[100];
|
|
|
|
|
static unsigned char *start_codep;
|
|
|
|
|
static unsigned char *insn_codep;
|
|
|
|
|
static unsigned char *codep;
|
|
|
|
|
static disassemble_info *the_info;
|
|
|
|
|
static int mod;
|
|
|
|
|
static int rm;
|
|
|
|
|
static int reg;
|
2001-05-12 12:07:10 +00:00
|
|
|
|
static unsigned char need_modrm;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
|
2001-05-12 12:07:10 +00:00
|
|
|
|
/* If we are accessing mod/rm/reg without need_modrm set, then the
|
|
|
|
|
values are stale. Hitting this abort likely indicates that you
|
|
|
|
|
need to update onebyte_has_modrm or twobyte_has_modrm. */
|
|
|
|
|
#define MODRM_CHECK if (!need_modrm) abort ()
|
|
|
|
|
|
2001-07-28 07:13:34 +00:00
|
|
|
|
static const char **names64;
|
|
|
|
|
static const char **names32;
|
|
|
|
|
static const char **names16;
|
|
|
|
|
static const char **names8;
|
|
|
|
|
static const char **names8rex;
|
|
|
|
|
static const char **names_seg;
|
|
|
|
|
static const char **index16;
|
|
|
|
|
|
|
|
|
|
static const char *intel_names64[] = {
|
|
|
|
|
"rax", "rcx", "rdx", "rbx", "rsp", "rbp", "rsi", "rdi",
|
|
|
|
|
"r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15"
|
|
|
|
|
};
|
|
|
|
|
static const char *intel_names32[] = {
|
|
|
|
|
"eax", "ecx", "edx", "ebx", "esp", "ebp", "esi", "edi",
|
|
|
|
|
"r8d", "r9d", "r10d", "r11d", "r12d", "r13d", "r14d", "r15d"
|
|
|
|
|
};
|
|
|
|
|
static const char *intel_names16[] = {
|
|
|
|
|
"ax", "cx", "dx", "bx", "sp", "bp", "si", "di",
|
|
|
|
|
"r8w", "r9w", "r10w", "r11w", "r12w", "r13w", "r14w", "r15w"
|
|
|
|
|
};
|
|
|
|
|
static const char *intel_names8[] = {
|
|
|
|
|
"al", "cl", "dl", "bl", "ah", "ch", "dh", "bh",
|
|
|
|
|
};
|
|
|
|
|
static const char *intel_names8rex[] = {
|
|
|
|
|
"al", "cl", "dl", "bl", "spl", "bpl", "sil", "dil",
|
|
|
|
|
"r8b", "r9b", "r10b", "r11b", "r12b", "r13b", "r14b", "r15b"
|
|
|
|
|
};
|
|
|
|
|
static const char *intel_names_seg[] = {
|
|
|
|
|
"es", "cs", "ss", "ds", "fs", "gs", "?", "?",
|
|
|
|
|
};
|
|
|
|
|
static const char *intel_index16[] = {
|
|
|
|
|
"bx+si", "bx+di", "bp+si", "bp+di", "si", "di", "bp", "bx"
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static const char *att_names64[] = {
|
|
|
|
|
"%rax", "%rcx", "%rdx", "%rbx", "%rsp", "%rbp", "%rsi", "%rdi",
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
"%r8", "%r9", "%r10", "%r11", "%r12", "%r13", "%r14", "%r15"
|
|
|
|
|
};
|
2001-07-28 07:13:34 +00:00
|
|
|
|
static const char *att_names32[] = {
|
|
|
|
|
"%eax", "%ecx", "%edx", "%ebx", "%esp", "%ebp", "%esi", "%edi",
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
"%r8d", "%r9d", "%r10d", "%r11d", "%r12d", "%r13d", "%r14d", "%r15d"
|
1999-05-03 07:29:11 +00:00
|
|
|
|
};
|
2001-07-28 07:13:34 +00:00
|
|
|
|
static const char *att_names16[] = {
|
|
|
|
|
"%ax", "%cx", "%dx", "%bx", "%sp", "%bp", "%si", "%di",
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
"%r8w", "%r9w", "%r10w", "%r11w", "%r12w", "%r13w", "%r14w", "%r15w"
|
1999-05-03 07:29:11 +00:00
|
|
|
|
};
|
2001-07-28 07:13:34 +00:00
|
|
|
|
static const char *att_names8[] = {
|
|
|
|
|
"%al", "%cl", "%dl", "%bl", "%ah", "%ch", "%dh", "%bh",
|
1999-05-03 07:29:11 +00:00
|
|
|
|
};
|
2001-07-28 07:13:34 +00:00
|
|
|
|
static const char *att_names8rex[] = {
|
|
|
|
|
"%al", "%cl", "%dl", "%bl", "%spl", "%bpl", "%sil", "%dil",
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
"%r8b", "%r9b", "%r10b", "%r11b", "%r12b", "%r13b", "%r14b", "%r15b"
|
|
|
|
|
};
|
2001-07-28 07:13:34 +00:00
|
|
|
|
static const char *att_names_seg[] = {
|
|
|
|
|
"%es", "%cs", "%ss", "%ds", "%fs", "%gs", "%?", "%?",
|
1999-05-03 07:29:11 +00:00
|
|
|
|
};
|
2001-07-28 07:13:34 +00:00
|
|
|
|
static const char *att_index16[] = {
|
|
|
|
|
"%bx,%si", "%bx,%di", "%bp,%si", "%bp,%di", "%si", "%di", "%bp", "%bx"
|
1999-05-03 07:29:11 +00:00
|
|
|
|
};
|
|
|
|
|
|
1999-05-17 08:35:42 +00:00
|
|
|
|
static const struct dis386 grps[][8] = {
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* GRP1b */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "addA", Eb, Ib, XX },
|
|
|
|
|
{ "orA", Eb, Ib, XX },
|
|
|
|
|
{ "adcA", Eb, Ib, XX },
|
|
|
|
|
{ "sbbA", Eb, Ib, XX },
|
|
|
|
|
{ "andA", Eb, Ib, XX },
|
|
|
|
|
{ "subA", Eb, Ib, XX },
|
|
|
|
|
{ "xorA", Eb, Ib, XX },
|
|
|
|
|
{ "cmpA", Eb, Ib, XX }
|
1999-05-03 07:29:11 +00:00
|
|
|
|
},
|
|
|
|
|
/* GRP1S */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "addQ", Ev, Iv, XX },
|
|
|
|
|
{ "orQ", Ev, Iv, XX },
|
|
|
|
|
{ "adcQ", Ev, Iv, XX },
|
|
|
|
|
{ "sbbQ", Ev, Iv, XX },
|
|
|
|
|
{ "andQ", Ev, Iv, XX },
|
|
|
|
|
{ "subQ", Ev, Iv, XX },
|
|
|
|
|
{ "xorQ", Ev, Iv, XX },
|
|
|
|
|
{ "cmpQ", Ev, Iv, XX }
|
1999-05-03 07:29:11 +00:00
|
|
|
|
},
|
|
|
|
|
/* GRP1Ss */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "addQ", Ev, sIb, XX },
|
|
|
|
|
{ "orQ", Ev, sIb, XX },
|
|
|
|
|
{ "adcQ", Ev, sIb, XX },
|
|
|
|
|
{ "sbbQ", Ev, sIb, XX },
|
|
|
|
|
{ "andQ", Ev, sIb, XX },
|
|
|
|
|
{ "subQ", Ev, sIb, XX },
|
|
|
|
|
{ "xorQ", Ev, sIb, XX },
|
|
|
|
|
{ "cmpQ", Ev, sIb, XX }
|
1999-05-03 07:29:11 +00:00
|
|
|
|
},
|
|
|
|
|
/* GRP2b */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "rolA", Eb, Ib, XX },
|
|
|
|
|
{ "rorA", Eb, Ib, XX },
|
|
|
|
|
{ "rclA", Eb, Ib, XX },
|
|
|
|
|
{ "rcrA", Eb, Ib, XX },
|
|
|
|
|
{ "shlA", Eb, Ib, XX },
|
|
|
|
|
{ "shrA", Eb, Ib, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "sarA", Eb, Ib, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
},
|
|
|
|
|
/* GRP2S */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "rolQ", Ev, Ib, XX },
|
|
|
|
|
{ "rorQ", Ev, Ib, XX },
|
|
|
|
|
{ "rclQ", Ev, Ib, XX },
|
|
|
|
|
{ "rcrQ", Ev, Ib, XX },
|
|
|
|
|
{ "shlQ", Ev, Ib, XX },
|
|
|
|
|
{ "shrQ", Ev, Ib, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "sarQ", Ev, Ib, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
},
|
|
|
|
|
/* GRP2b_one */
|
|
|
|
|
{
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
{ "rolA", Eb, I1, XX },
|
|
|
|
|
{ "rorA", Eb, I1, XX },
|
|
|
|
|
{ "rclA", Eb, I1, XX },
|
|
|
|
|
{ "rcrA", Eb, I1, XX },
|
|
|
|
|
{ "shlA", Eb, I1, XX },
|
|
|
|
|
{ "shrA", Eb, I1, XX },
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "(bad)", XX, XX, XX },
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
{ "sarA", Eb, I1, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
},
|
|
|
|
|
/* GRP2S_one */
|
|
|
|
|
{
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
{ "rolQ", Ev, I1, XX },
|
|
|
|
|
{ "rorQ", Ev, I1, XX },
|
|
|
|
|
{ "rclQ", Ev, I1, XX },
|
|
|
|
|
{ "rcrQ", Ev, I1, XX },
|
|
|
|
|
{ "shlQ", Ev, I1, XX },
|
|
|
|
|
{ "shrQ", Ev, I1, XX },
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "(bad)", XX, XX, XX},
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
{ "sarQ", Ev, I1, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
},
|
|
|
|
|
/* GRP2b_cl */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "rolA", Eb, CL, XX },
|
|
|
|
|
{ "rorA", Eb, CL, XX },
|
|
|
|
|
{ "rclA", Eb, CL, XX },
|
|
|
|
|
{ "rcrA", Eb, CL, XX },
|
|
|
|
|
{ "shlA", Eb, CL, XX },
|
|
|
|
|
{ "shrA", Eb, CL, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "sarA", Eb, CL, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
},
|
|
|
|
|
/* GRP2S_cl */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "rolQ", Ev, CL, XX },
|
|
|
|
|
{ "rorQ", Ev, CL, XX },
|
|
|
|
|
{ "rclQ", Ev, CL, XX },
|
|
|
|
|
{ "rcrQ", Ev, CL, XX },
|
|
|
|
|
{ "shlQ", Ev, CL, XX },
|
|
|
|
|
{ "shrQ", Ev, CL, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "sarQ", Ev, CL, XX }
|
1999-05-03 07:29:11 +00:00
|
|
|
|
},
|
|
|
|
|
/* GRP3b */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "testA", Eb, Ib, XX },
|
|
|
|
|
{ "(bad)", Eb, XX, XX },
|
|
|
|
|
{ "notA", Eb, XX, XX },
|
|
|
|
|
{ "negA", Eb, XX, XX },
|
2001-09-04 01:58:07 +00:00
|
|
|
|
{ "mulA", Eb, XX, XX }, /* Don't print the implicit %al register, */
|
|
|
|
|
{ "imulA", Eb, XX, XX }, /* to distinguish these opcodes from other */
|
|
|
|
|
{ "divA", Eb, XX, XX }, /* mul/imul opcodes. Do the same for div */
|
|
|
|
|
{ "idivA", Eb, XX, XX } /* and idiv for consistency. */
|
1999-05-03 07:29:11 +00:00
|
|
|
|
},
|
|
|
|
|
/* GRP3S */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "testQ", Ev, Iv, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "notQ", Ev, XX, XX },
|
|
|
|
|
{ "negQ", Ev, XX, XX },
|
2001-09-04 01:58:07 +00:00
|
|
|
|
{ "mulQ", Ev, XX, XX }, /* Don't print the implicit register. */
|
|
|
|
|
{ "imulQ", Ev, XX, XX },
|
|
|
|
|
{ "divQ", Ev, XX, XX },
|
|
|
|
|
{ "idivQ", Ev, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
},
|
|
|
|
|
/* GRP4 */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "incA", Eb, XX, XX },
|
|
|
|
|
{ "decA", Eb, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
},
|
|
|
|
|
/* GRP5 */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "incQ", Ev, XX, XX },
|
|
|
|
|
{ "decQ", Ev, XX, XX },
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "callT", indirEv, XX, XX },
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
{ "JcallT", indirEp, XX, XX },
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "jmpT", indirEv, XX, XX },
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
{ "JjmpT", indirEp, XX, XX },
|
2001-06-11 13:25:07 +00:00
|
|
|
|
{ "pushU", Ev, XX, XX },
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "(bad)", XX, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
},
|
|
|
|
|
/* GRP6 */
|
|
|
|
|
{
|
2001-11-13 01:03:55 +00:00
|
|
|
|
{ "sldtQ", Ev, XX, XX },
|
|
|
|
|
{ "strQ", Ev, XX, XX },
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "lldt", Ew, XX, XX },
|
|
|
|
|
{ "ltr", Ew, XX, XX },
|
|
|
|
|
{ "verr", Ew, XX, XX },
|
|
|
|
|
{ "verw", Ew, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX }
|
1999-05-03 07:29:11 +00:00
|
|
|
|
},
|
|
|
|
|
/* GRP7 */
|
|
|
|
|
{
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
{ "sgdtIQ", M, XX, XX },
|
|
|
|
|
{ "sidtIQ", PNI_Fixup, 0, XX, XX },
|
|
|
|
|
{ "lgdt{Q|Q||}", M, XX, XX },
|
|
|
|
|
{ "lidt{Q|Q||}", M, XX, XX },
|
2001-11-13 01:03:55 +00:00
|
|
|
|
{ "smswQ", Ev, XX, XX },
|
2001-07-18 13:33:12 +00:00
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "lmsw", Ew, XX, XX },
|
2004-03-12 10:47:49 +00:00
|
|
|
|
{ "invlpg", INVLPG_Fixup, w_mode, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
},
|
|
|
|
|
/* GRP8 */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "btQ", Ev, Ib, XX },
|
|
|
|
|
{ "btsQ", Ev, Ib, XX },
|
|
|
|
|
{ "btrQ", Ev, Ib, XX },
|
|
|
|
|
{ "btcQ", Ev, Ib, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
},
|
|
|
|
|
/* GRP9 */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "(bad)", XX, XX, XX },
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
{ "cmpxchg8b", Eq, XX, XX },
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
},
|
|
|
|
|
/* GRP10 */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "psrlw", MS, Ib, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "psraw", MS, Ib, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "psllw", MS, Ib, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
},
|
|
|
|
|
/* GRP11 */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "psrld", MS, Ib, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "psrad", MS, Ib, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "pslld", MS, Ib, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
},
|
|
|
|
|
/* GRP12 */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "psrlq", MS, Ib, XX },
|
2001-01-10 14:14:25 +00:00
|
|
|
|
{ "psrldq", MS, Ib, XX },
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "psllq", MS, Ib, XX },
|
2001-01-10 14:14:25 +00:00
|
|
|
|
{ "pslldq", MS, Ib, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
},
|
|
|
|
|
/* GRP13 */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "fxsave", Ev, XX, XX },
|
|
|
|
|
{ "fxrstor", Ev, XX, XX },
|
|
|
|
|
{ "ldmxcsr", Ev, XX, XX },
|
|
|
|
|
{ "stmxcsr", Ev, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
* i386-dis.c (OP_M, OP_0f0e, OP_0fae, NOP_Fixup): New functions.
(M, Mp): Use OP_M.
(None, PADLOCK_SPECIAL, PADLOCK_0): Delete.
(GRPPADLCK): Define.
(dis386): Use NOP_Fixup on "nop".
(dis386_twobyte): Use GRPPADLCK on opcode 0xa7.
(twobyte_has_modrm): Set for 0xa7.
(padlock_table): Delete. Move to..
(grps): ..here, using OP_0f07. Use OP_Ofae on lfence, mfence
and clflush.
(print_insn): Revert PADLOCK_SPECIAL code.
(OP_E): Delete sfence, lfence, mfence checks.
* gas/i386/katmai.d: Revert last change.
2004-03-12 13:06:50 +00:00
|
|
|
|
{ "lfence", OP_0fae, 0, XX, XX },
|
|
|
|
|
{ "mfence", OP_0fae, 0, XX, XX },
|
|
|
|
|
{ "clflush", OP_0fae, 0, XX, XX },
|
1999-05-13 06:00:30 +00:00
|
|
|
|
},
|
|
|
|
|
/* GRP14 */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "prefetchnta", Ev, XX, XX },
|
|
|
|
|
{ "prefetcht0", Ev, XX, XX },
|
|
|
|
|
{ "prefetcht1", Ev, XX, XX },
|
|
|
|
|
{ "prefetcht2", Ev, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
},
|
1999-05-13 06:00:30 +00:00
|
|
|
|
/* GRPAMD */
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "prefetch", Eb, XX, XX },
|
|
|
|
|
{ "prefetchw", Eb, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
2004-03-12 10:14:29 +00:00
|
|
|
|
},
|
2004-07-30 12:36:38 +00:00
|
|
|
|
/* GRPPADLCK1 */
|
* i386-dis.c (OP_M, OP_0f0e, OP_0fae, NOP_Fixup): New functions.
(M, Mp): Use OP_M.
(None, PADLOCK_SPECIAL, PADLOCK_0): Delete.
(GRPPADLCK): Define.
(dis386): Use NOP_Fixup on "nop".
(dis386_twobyte): Use GRPPADLCK on opcode 0xa7.
(twobyte_has_modrm): Set for 0xa7.
(padlock_table): Delete. Move to..
(grps): ..here, using OP_0f07. Use OP_Ofae on lfence, mfence
and clflush.
(print_insn): Revert PADLOCK_SPECIAL code.
(OP_E): Delete sfence, lfence, mfence checks.
* gas/i386/katmai.d: Revert last change.
2004-03-12 13:06:50 +00:00
|
|
|
|
{
|
2005-04-18 20:59:20 +00:00
|
|
|
|
{ "xstore-rng", OP_0f07, 0, XX, XX },
|
|
|
|
|
{ "xcrypt-ecb", OP_0f07, 0, XX, XX },
|
|
|
|
|
{ "xcrypt-cbc", OP_0f07, 0, XX, XX },
|
|
|
|
|
{ "xcrypt-ctr", OP_0f07, 0, XX, XX },
|
|
|
|
|
{ "xcrypt-cfb", OP_0f07, 0, XX, XX },
|
|
|
|
|
{ "xcrypt-ofb", OP_0f07, 0, XX, XX },
|
|
|
|
|
{ "(bad)", OP_0f07, 0, XX, XX },
|
|
|
|
|
{ "(bad)", OP_0f07, 0, XX, XX },
|
2004-07-30 12:36:38 +00:00
|
|
|
|
},
|
|
|
|
|
/* GRPPADLCK2 */
|
|
|
|
|
{
|
|
|
|
|
{ "montmul", OP_0f07, 0, XX, XX },
|
|
|
|
|
{ "xsha1", OP_0f07, 0, XX, XX },
|
|
|
|
|
{ "xsha256", OP_0f07, 0, XX, XX },
|
|
|
|
|
{ "(bad)", OP_0f07, 0, XX, XX },
|
|
|
|
|
{ "(bad)", OP_0f07, 0, XX, XX },
|
|
|
|
|
{ "(bad)", OP_0f07, 0, XX, XX },
|
|
|
|
|
{ "(bad)", OP_0f07, 0, XX, XX },
|
|
|
|
|
{ "(bad)", OP_0f07, 0, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
}
|
|
|
|
|
};
|
|
|
|
|
|
2001-01-10 14:14:25 +00:00
|
|
|
|
static const struct dis386 prefix_user_table[][4] = {
|
1999-05-13 06:00:30 +00:00
|
|
|
|
/* PREGRP0 */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "addps", XM, EX, XX },
|
|
|
|
|
{ "addss", XM, EX, XX },
|
2001-01-10 14:14:25 +00:00
|
|
|
|
{ "addpd", XM, EX, XX },
|
|
|
|
|
{ "addsd", XM, EX, XX },
|
1999-05-13 06:00:30 +00:00
|
|
|
|
},
|
|
|
|
|
/* PREGRP1 */
|
|
|
|
|
{
|
2001-07-29 05:00:14 +00:00
|
|
|
|
{ "", XM, EX, OPSIMD }, /* See OP_SIMD_SUFFIX. */
|
1999-05-13 06:00:30 +00:00
|
|
|
|
{ "", XM, EX, OPSIMD },
|
2001-01-10 14:14:25 +00:00
|
|
|
|
{ "", XM, EX, OPSIMD },
|
|
|
|
|
{ "", XM, EX, OPSIMD },
|
1999-05-13 06:00:30 +00:00
|
|
|
|
},
|
|
|
|
|
/* PREGRP2 */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "cvtpi2ps", XM, EM, XX },
|
2001-02-12 16:42:49 +00:00
|
|
|
|
{ "cvtsi2ssY", XM, Ev, XX },
|
2001-01-10 14:14:25 +00:00
|
|
|
|
{ "cvtpi2pd", XM, EM, XX },
|
2001-02-12 16:42:49 +00:00
|
|
|
|
{ "cvtsi2sdY", XM, Ev, XX },
|
1999-05-13 06:00:30 +00:00
|
|
|
|
},
|
|
|
|
|
/* PREGRP3 */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "cvtps2pi", MX, EX, XX },
|
2001-02-12 16:42:49 +00:00
|
|
|
|
{ "cvtss2siY", Gv, EX, XX },
|
2001-01-10 14:14:25 +00:00
|
|
|
|
{ "cvtpd2pi", MX, EX, XX },
|
2001-02-12 16:42:49 +00:00
|
|
|
|
{ "cvtsd2siY", Gv, EX, XX },
|
1999-05-13 06:00:30 +00:00
|
|
|
|
},
|
|
|
|
|
/* PREGRP4 */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "cvttps2pi", MX, EX, XX },
|
2001-02-12 16:42:49 +00:00
|
|
|
|
{ "cvttss2siY", Gv, EX, XX },
|
2001-01-10 14:14:25 +00:00
|
|
|
|
{ "cvttpd2pi", MX, EX, XX },
|
2001-02-12 16:42:49 +00:00
|
|
|
|
{ "cvttsd2siY", Gv, EX, XX },
|
1999-05-13 06:00:30 +00:00
|
|
|
|
},
|
|
|
|
|
/* PREGRP5 */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "divps", XM, EX, XX },
|
|
|
|
|
{ "divss", XM, EX, XX },
|
2001-01-10 14:14:25 +00:00
|
|
|
|
{ "divpd", XM, EX, XX },
|
|
|
|
|
{ "divsd", XM, EX, XX },
|
1999-05-13 06:00:30 +00:00
|
|
|
|
},
|
|
|
|
|
/* PREGRP6 */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "maxps", XM, EX, XX },
|
|
|
|
|
{ "maxss", XM, EX, XX },
|
2001-01-10 14:14:25 +00:00
|
|
|
|
{ "maxpd", XM, EX, XX },
|
|
|
|
|
{ "maxsd", XM, EX, XX },
|
1999-05-13 06:00:30 +00:00
|
|
|
|
},
|
|
|
|
|
/* PREGRP7 */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "minps", XM, EX, XX },
|
|
|
|
|
{ "minss", XM, EX, XX },
|
2001-01-10 14:14:25 +00:00
|
|
|
|
{ "minpd", XM, EX, XX },
|
|
|
|
|
{ "minsd", XM, EX, XX },
|
1999-05-13 06:00:30 +00:00
|
|
|
|
},
|
|
|
|
|
/* PREGRP8 */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "movups", XM, EX, XX },
|
|
|
|
|
{ "movss", XM, EX, XX },
|
2001-01-10 14:14:25 +00:00
|
|
|
|
{ "movupd", XM, EX, XX },
|
|
|
|
|
{ "movsd", XM, EX, XX },
|
1999-05-13 06:00:30 +00:00
|
|
|
|
},
|
|
|
|
|
/* PREGRP9 */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "movups", EX, XM, XX },
|
|
|
|
|
{ "movss", EX, XM, XX },
|
2001-01-10 14:14:25 +00:00
|
|
|
|
{ "movupd", EX, XM, XX },
|
|
|
|
|
{ "movsd", EX, XM, XX },
|
1999-05-13 06:00:30 +00:00
|
|
|
|
},
|
|
|
|
|
/* PREGRP10 */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "mulps", XM, EX, XX },
|
|
|
|
|
{ "mulss", XM, EX, XX },
|
2001-01-10 14:14:25 +00:00
|
|
|
|
{ "mulpd", XM, EX, XX },
|
|
|
|
|
{ "mulsd", XM, EX, XX },
|
1999-05-13 06:00:30 +00:00
|
|
|
|
},
|
|
|
|
|
/* PREGRP11 */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "rcpps", XM, EX, XX },
|
|
|
|
|
{ "rcpss", XM, EX, XX },
|
2001-01-10 14:14:25 +00:00
|
|
|
|
{ "(bad)", XM, EX, XX },
|
|
|
|
|
{ "(bad)", XM, EX, XX },
|
1999-05-13 06:00:30 +00:00
|
|
|
|
},
|
|
|
|
|
/* PREGRP12 */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "rsqrtps", XM, EX, XX },
|
|
|
|
|
{ "rsqrtss", XM, EX, XX },
|
2001-01-10 14:14:25 +00:00
|
|
|
|
{ "(bad)", XM, EX, XX },
|
|
|
|
|
{ "(bad)", XM, EX, XX },
|
1999-05-13 06:00:30 +00:00
|
|
|
|
},
|
|
|
|
|
/* PREGRP13 */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "sqrtps", XM, EX, XX },
|
|
|
|
|
{ "sqrtss", XM, EX, XX },
|
2001-01-10 14:14:25 +00:00
|
|
|
|
{ "sqrtpd", XM, EX, XX },
|
|
|
|
|
{ "sqrtsd", XM, EX, XX },
|
1999-05-13 06:00:30 +00:00
|
|
|
|
},
|
|
|
|
|
/* PREGRP14 */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "subps", XM, EX, XX },
|
|
|
|
|
{ "subss", XM, EX, XX },
|
2001-01-10 14:14:25 +00:00
|
|
|
|
{ "subpd", XM, EX, XX },
|
|
|
|
|
{ "subsd", XM, EX, XX },
|
|
|
|
|
},
|
|
|
|
|
/* PREGRP15 */
|
|
|
|
|
{
|
|
|
|
|
{ "(bad)", XM, EX, XX },
|
|
|
|
|
{ "cvtdq2pd", XM, EX, XX },
|
|
|
|
|
{ "cvttpd2dq", XM, EX, XX },
|
|
|
|
|
{ "cvtpd2dq", XM, EX, XX },
|
|
|
|
|
},
|
|
|
|
|
/* PREGRP16 */
|
|
|
|
|
{
|
|
|
|
|
{ "cvtdq2ps", XM, EX, XX },
|
|
|
|
|
{ "cvttps2dq",XM, EX, XX },
|
|
|
|
|
{ "cvtps2dq",XM, EX, XX },
|
|
|
|
|
{ "(bad)", XM, EX, XX },
|
|
|
|
|
},
|
|
|
|
|
/* PREGRP17 */
|
|
|
|
|
{
|
|
|
|
|
{ "cvtps2pd", XM, EX, XX },
|
|
|
|
|
{ "cvtss2sd", XM, EX, XX },
|
|
|
|
|
{ "cvtpd2ps", XM, EX, XX },
|
|
|
|
|
{ "cvtsd2ss", XM, EX, XX },
|
|
|
|
|
},
|
|
|
|
|
/* PREGRP18 */
|
|
|
|
|
{
|
2001-05-04 11:10:55 +00:00
|
|
|
|
{ "maskmovq", MX, MS, XX },
|
2001-01-10 14:14:25 +00:00
|
|
|
|
{ "(bad)", XM, EX, XX },
|
2001-03-24 06:29:16 +00:00
|
|
|
|
{ "maskmovdqu", XM, EX, XX },
|
2001-01-10 14:14:25 +00:00
|
|
|
|
{ "(bad)", XM, EX, XX },
|
|
|
|
|
},
|
|
|
|
|
/* PREGRP19 */
|
|
|
|
|
{
|
|
|
|
|
{ "movq", MX, EM, XX },
|
|
|
|
|
{ "movdqu", XM, EX, XX },
|
|
|
|
|
{ "movdqa", XM, EX, XX },
|
|
|
|
|
{ "(bad)", XM, EX, XX },
|
|
|
|
|
},
|
|
|
|
|
/* PREGRP20 */
|
|
|
|
|
{
|
|
|
|
|
{ "movq", EM, MX, XX },
|
|
|
|
|
{ "movdqu", EX, XM, XX },
|
|
|
|
|
{ "movdqa", EX, XM, XX },
|
|
|
|
|
{ "(bad)", EX, XM, XX },
|
|
|
|
|
},
|
|
|
|
|
/* PREGRP21 */
|
|
|
|
|
{
|
|
|
|
|
{ "(bad)", EX, XM, XX },
|
2001-05-12 09:52:40 +00:00
|
|
|
|
{ "movq2dq", XM, MS, XX },
|
2001-01-10 14:14:25 +00:00
|
|
|
|
{ "movq", EX, XM, XX },
|
2001-05-12 09:52:40 +00:00
|
|
|
|
{ "movdq2q", MX, XS, XX },
|
2001-01-10 14:14:25 +00:00
|
|
|
|
},
|
|
|
|
|
/* PREGRP22 */
|
|
|
|
|
{
|
|
|
|
|
{ "pshufw", MX, EM, Ib },
|
|
|
|
|
{ "pshufhw", XM, EX, Ib },
|
|
|
|
|
{ "pshufd", XM, EX, Ib },
|
|
|
|
|
{ "pshuflw", XM, EX, Ib },
|
|
|
|
|
},
|
|
|
|
|
/* PREGRP23 */
|
|
|
|
|
{
|
2003-02-06 01:48:41 +00:00
|
|
|
|
{ "movd", Edq, MX, XX },
|
2001-05-12 09:52:40 +00:00
|
|
|
|
{ "movq", XM, EX, XX },
|
2003-02-06 01:48:41 +00:00
|
|
|
|
{ "movd", Edq, XM, XX },
|
2001-03-24 06:29:16 +00:00
|
|
|
|
{ "(bad)", Ed, XM, XX },
|
2001-01-10 14:14:25 +00:00
|
|
|
|
},
|
|
|
|
|
/* PREGRP24 */
|
|
|
|
|
{
|
2001-03-24 06:29:16 +00:00
|
|
|
|
{ "(bad)", MX, EX, XX },
|
|
|
|
|
{ "(bad)", XM, EX, XX },
|
2001-01-10 14:14:25 +00:00
|
|
|
|
{ "punpckhqdq", XM, EX, XX },
|
2001-03-24 06:29:16 +00:00
|
|
|
|
{ "(bad)", XM, EX, XX },
|
|
|
|
|
},
|
|
|
|
|
/* PREGRP25 */
|
|
|
|
|
{
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
{ "movntq", EM, MX, XX },
|
|
|
|
|
{ "(bad)", EM, XM, XX },
|
|
|
|
|
{ "movntdq", EM, XM, XX },
|
|
|
|
|
{ "(bad)", EM, XM, XX },
|
2001-03-24 06:29:16 +00:00
|
|
|
|
},
|
|
|
|
|
/* PREGRP26 */
|
|
|
|
|
{
|
|
|
|
|
{ "(bad)", MX, EX, XX },
|
|
|
|
|
{ "(bad)", XM, EX, XX },
|
|
|
|
|
{ "punpcklqdq", XM, EX, XX },
|
|
|
|
|
{ "(bad)", XM, EX, XX },
|
2001-01-10 14:14:25 +00:00
|
|
|
|
},
|
2003-06-23 20:15:34 +00:00
|
|
|
|
/* PREGRP27 */
|
|
|
|
|
{
|
|
|
|
|
{ "(bad)", MX, EX, XX },
|
|
|
|
|
{ "(bad)", XM, EX, XX },
|
|
|
|
|
{ "addsubpd", XM, EX, XX },
|
|
|
|
|
{ "addsubps", XM, EX, XX },
|
|
|
|
|
},
|
|
|
|
|
/* PREGRP28 */
|
|
|
|
|
{
|
|
|
|
|
{ "(bad)", MX, EX, XX },
|
|
|
|
|
{ "(bad)", XM, EX, XX },
|
|
|
|
|
{ "haddpd", XM, EX, XX },
|
|
|
|
|
{ "haddps", XM, EX, XX },
|
|
|
|
|
},
|
|
|
|
|
/* PREGRP29 */
|
|
|
|
|
{
|
|
|
|
|
{ "(bad)", MX, EX, XX },
|
|
|
|
|
{ "(bad)", XM, EX, XX },
|
|
|
|
|
{ "hsubpd", XM, EX, XX },
|
|
|
|
|
{ "hsubps", XM, EX, XX },
|
|
|
|
|
},
|
|
|
|
|
/* PREGRP30 */
|
|
|
|
|
{
|
|
|
|
|
{ "movlpX", XM, EX, SIMD_Fixup, 'h' }, /* really only 2 operands */
|
|
|
|
|
{ "movsldup", XM, EX, XX },
|
|
|
|
|
{ "movlpd", XM, EX, XX },
|
|
|
|
|
{ "movddup", XM, EX, XX },
|
|
|
|
|
},
|
|
|
|
|
/* PREGRP31 */
|
|
|
|
|
{
|
|
|
|
|
{ "movhpX", XM, EX, SIMD_Fixup, 'l' },
|
|
|
|
|
{ "movshdup", XM, EX, XX },
|
|
|
|
|
{ "movhpd", XM, EX, XX },
|
|
|
|
|
{ "(bad)", XM, EX, XX },
|
|
|
|
|
},
|
|
|
|
|
/* PREGRP32 */
|
|
|
|
|
{
|
|
|
|
|
{ "(bad)", XM, EX, XX },
|
|
|
|
|
{ "(bad)", XM, EX, XX },
|
|
|
|
|
{ "(bad)", XM, EX, XX },
|
|
|
|
|
{ "lddqu", XM, M, XX },
|
|
|
|
|
},
|
1999-05-13 06:00:30 +00:00
|
|
|
|
};
|
|
|
|
|
|
2001-06-11 13:25:07 +00:00
|
|
|
|
static const struct dis386 x86_64_table[][2] = {
|
|
|
|
|
{
|
|
|
|
|
{ "arpl", Ew, Gw, XX },
|
|
|
|
|
{ "movs{||lq|xd}", Gv, Ed, XX },
|
|
|
|
|
},
|
|
|
|
|
};
|
|
|
|
|
|
1999-05-13 06:00:30 +00:00
|
|
|
|
#define INTERNAL_DISASSEMBLER_ERROR _("<internal disassembler error>")
|
|
|
|
|
|
1999-05-03 07:29:11 +00:00
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
ckprefix (void)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
int newrex;
|
|
|
|
|
rex = 0;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
prefixes = 0;
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
used_prefixes = 0;
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
rex_used = 0;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
while (1)
|
|
|
|
|
{
|
|
|
|
|
FETCH_DATA (the_info, codep + 1);
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
newrex = 0;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
switch (*codep)
|
|
|
|
|
{
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
/* REX prefixes family. */
|
|
|
|
|
case 0x40:
|
|
|
|
|
case 0x41:
|
|
|
|
|
case 0x42:
|
|
|
|
|
case 0x43:
|
|
|
|
|
case 0x44:
|
|
|
|
|
case 0x45:
|
|
|
|
|
case 0x46:
|
|
|
|
|
case 0x47:
|
|
|
|
|
case 0x48:
|
|
|
|
|
case 0x49:
|
|
|
|
|
case 0x4a:
|
|
|
|
|
case 0x4b:
|
|
|
|
|
case 0x4c:
|
|
|
|
|
case 0x4d:
|
|
|
|
|
case 0x4e:
|
|
|
|
|
case 0x4f:
|
|
|
|
|
if (mode_64bit)
|
|
|
|
|
newrex = *codep;
|
|
|
|
|
else
|
|
|
|
|
return;
|
|
|
|
|
break;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
case 0xf3:
|
|
|
|
|
prefixes |= PREFIX_REPZ;
|
|
|
|
|
break;
|
|
|
|
|
case 0xf2:
|
|
|
|
|
prefixes |= PREFIX_REPNZ;
|
|
|
|
|
break;
|
|
|
|
|
case 0xf0:
|
|
|
|
|
prefixes |= PREFIX_LOCK;
|
|
|
|
|
break;
|
|
|
|
|
case 0x2e:
|
|
|
|
|
prefixes |= PREFIX_CS;
|
|
|
|
|
break;
|
|
|
|
|
case 0x36:
|
|
|
|
|
prefixes |= PREFIX_SS;
|
|
|
|
|
break;
|
|
|
|
|
case 0x3e:
|
|
|
|
|
prefixes |= PREFIX_DS;
|
|
|
|
|
break;
|
|
|
|
|
case 0x26:
|
|
|
|
|
prefixes |= PREFIX_ES;
|
|
|
|
|
break;
|
|
|
|
|
case 0x64:
|
|
|
|
|
prefixes |= PREFIX_FS;
|
|
|
|
|
break;
|
|
|
|
|
case 0x65:
|
|
|
|
|
prefixes |= PREFIX_GS;
|
|
|
|
|
break;
|
|
|
|
|
case 0x66:
|
|
|
|
|
prefixes |= PREFIX_DATA;
|
|
|
|
|
break;
|
|
|
|
|
case 0x67:
|
|
|
|
|
prefixes |= PREFIX_ADDR;
|
|
|
|
|
break;
|
1999-06-13 13:56:26 +00:00
|
|
|
|
case FWAIT_OPCODE:
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* fwait is really an instruction. If there are prefixes
|
|
|
|
|
before the fwait, they belong to the fwait, *not* to the
|
|
|
|
|
following instruction. */
|
|
|
|
|
if (prefixes)
|
|
|
|
|
{
|
|
|
|
|
prefixes |= PREFIX_FWAIT;
|
|
|
|
|
codep++;
|
|
|
|
|
return;
|
|
|
|
|
}
|
|
|
|
|
prefixes = PREFIX_FWAIT;
|
|
|
|
|
break;
|
|
|
|
|
default:
|
|
|
|
|
return;
|
|
|
|
|
}
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
/* Rex is ignored when followed by another prefix. */
|
|
|
|
|
if (rex)
|
|
|
|
|
{
|
|
|
|
|
oappend (prefix_name (rex, 0));
|
|
|
|
|
oappend (" ");
|
|
|
|
|
}
|
|
|
|
|
rex = newrex;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
codep++;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
/* Return the name of the prefix byte PREF, or NULL if PREF is not a
|
|
|
|
|
prefix byte. */
|
|
|
|
|
|
|
|
|
|
static const char *
|
2003-09-14 15:16:57 +00:00
|
|
|
|
prefix_name (int pref, int sizeflag)
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
{
|
|
|
|
|
switch (pref)
|
|
|
|
|
{
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
/* REX prefixes family. */
|
|
|
|
|
case 0x40:
|
|
|
|
|
return "rex";
|
|
|
|
|
case 0x41:
|
|
|
|
|
return "rexZ";
|
|
|
|
|
case 0x42:
|
|
|
|
|
return "rexY";
|
|
|
|
|
case 0x43:
|
|
|
|
|
return "rexYZ";
|
|
|
|
|
case 0x44:
|
|
|
|
|
return "rexX";
|
|
|
|
|
case 0x45:
|
|
|
|
|
return "rexXZ";
|
|
|
|
|
case 0x46:
|
|
|
|
|
return "rexXY";
|
|
|
|
|
case 0x47:
|
|
|
|
|
return "rexXYZ";
|
|
|
|
|
case 0x48:
|
|
|
|
|
return "rex64";
|
|
|
|
|
case 0x49:
|
|
|
|
|
return "rex64Z";
|
|
|
|
|
case 0x4a:
|
|
|
|
|
return "rex64Y";
|
|
|
|
|
case 0x4b:
|
|
|
|
|
return "rex64YZ";
|
|
|
|
|
case 0x4c:
|
|
|
|
|
return "rex64X";
|
|
|
|
|
case 0x4d:
|
|
|
|
|
return "rex64XZ";
|
|
|
|
|
case 0x4e:
|
|
|
|
|
return "rex64XY";
|
|
|
|
|
case 0x4f:
|
|
|
|
|
return "rex64XYZ";
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
case 0xf3:
|
|
|
|
|
return "repz";
|
|
|
|
|
case 0xf2:
|
|
|
|
|
return "repnz";
|
|
|
|
|
case 0xf0:
|
|
|
|
|
return "lock";
|
|
|
|
|
case 0x2e:
|
|
|
|
|
return "cs";
|
|
|
|
|
case 0x36:
|
|
|
|
|
return "ss";
|
|
|
|
|
case 0x3e:
|
|
|
|
|
return "ds";
|
|
|
|
|
case 0x26:
|
|
|
|
|
return "es";
|
|
|
|
|
case 0x64:
|
|
|
|
|
return "fs";
|
|
|
|
|
case 0x65:
|
|
|
|
|
return "gs";
|
|
|
|
|
case 0x66:
|
|
|
|
|
return (sizeflag & DFLAG) ? "data16" : "data32";
|
|
|
|
|
case 0x67:
|
2002-03-18 20:11:49 +00:00
|
|
|
|
if (mode_64bit)
|
2003-02-06 01:48:41 +00:00
|
|
|
|
return (sizeflag & AFLAG) ? "addr32" : "addr64";
|
2002-03-18 20:11:49 +00:00
|
|
|
|
else
|
2003-02-06 01:48:41 +00:00
|
|
|
|
return ((sizeflag & AFLAG) && !mode_64bit) ? "addr16" : "addr32";
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
case FWAIT_OPCODE:
|
|
|
|
|
return "fwait";
|
|
|
|
|
default:
|
|
|
|
|
return NULL;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
1999-05-03 07:29:11 +00:00
|
|
|
|
static char op1out[100], op2out[100], op3out[100];
|
|
|
|
|
static int op_ad, op_index[3];
|
2004-06-23 15:06:58 +00:00
|
|
|
|
static int two_source_ops;
|
2001-07-09 14:22:11 +00:00
|
|
|
|
static bfd_vma op_address[3];
|
|
|
|
|
static bfd_vma op_riprel[3];
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
static bfd_vma start_pc;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* On the 386's of 1988, the maximum length of an instruction is 15 bytes.
|
|
|
|
|
* (see topic "Redundant prefixes" in the "Differences from 8086"
|
|
|
|
|
* section of the "Virtual 8086 Mode" chapter.)
|
|
|
|
|
* 'pc' should be the address of this instruction, it will
|
|
|
|
|
* be used to print the target address if this is a relative jump or call
|
|
|
|
|
* The function returns the length of this instruction in bytes.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
static char intel_syntax;
|
|
|
|
|
static char open_char;
|
|
|
|
|
static char close_char;
|
|
|
|
|
static char separator_char;
|
|
|
|
|
static char scale_char;
|
|
|
|
|
|
2001-11-14 03:15:28 +00:00
|
|
|
|
/* Here for backwards compatibility. When gdb stops using
|
|
|
|
|
print_insn_i386_att and print_insn_i386_intel these functions can
|
|
|
|
|
disappear, and print_insn_i386 be merged into print_insn. */
|
1999-05-03 07:29:11 +00:00
|
|
|
|
int
|
2003-09-14 15:16:57 +00:00
|
|
|
|
print_insn_i386_att (bfd_vma pc, disassemble_info *info)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
|
|
|
|
intel_syntax = 0;
|
2001-11-14 03:15:28 +00:00
|
|
|
|
|
|
|
|
|
return print_insn (pc, info);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
int
|
2003-09-14 15:16:57 +00:00
|
|
|
|
print_insn_i386_intel (bfd_vma pc, disassemble_info *info)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
|
|
|
|
intel_syntax = 1;
|
2001-11-14 03:15:28 +00:00
|
|
|
|
|
|
|
|
|
return print_insn (pc, info);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
}
|
|
|
|
|
|
2001-11-14 03:15:28 +00:00
|
|
|
|
int
|
2003-09-14 15:16:57 +00:00
|
|
|
|
print_insn_i386 (bfd_vma pc, disassemble_info *info)
|
2001-11-14 03:15:28 +00:00
|
|
|
|
{
|
|
|
|
|
intel_syntax = -1;
|
|
|
|
|
|
|
|
|
|
return print_insn (pc, info);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static int
|
2003-09-14 15:16:57 +00:00
|
|
|
|
print_insn (bfd_vma pc, disassemble_info *info)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
1999-05-17 08:35:42 +00:00
|
|
|
|
const struct dis386 *dp;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
int i;
|
|
|
|
|
char *first, *second, *third;
|
|
|
|
|
int needcomma;
|
2005-03-02 08:01:32 +00:00
|
|
|
|
unsigned char uses_SSE_prefix, uses_LOCK_prefix;
|
2001-11-14 03:15:28 +00:00
|
|
|
|
int sizeflag;
|
|
|
|
|
const char *p;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
struct dis_private priv;
|
|
|
|
|
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
mode_64bit = (info->mach == bfd_mach_x86_64_intel_syntax
|
|
|
|
|
|| info->mach == bfd_mach_x86_64);
|
|
|
|
|
|
2003-05-09 11:36:43 +00:00
|
|
|
|
if (intel_syntax == (char) -1)
|
2001-11-14 03:15:28 +00:00
|
|
|
|
intel_syntax = (info->mach == bfd_mach_i386_i386_intel_syntax
|
|
|
|
|
|| info->mach == bfd_mach_x86_64_intel_syntax);
|
|
|
|
|
|
1999-05-17 08:35:42 +00:00
|
|
|
|
if (info->mach == bfd_mach_i386_i386
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
|| info->mach == bfd_mach_x86_64
|
|
|
|
|
|| info->mach == bfd_mach_i386_i386_intel_syntax
|
|
|
|
|
|| info->mach == bfd_mach_x86_64_intel_syntax)
|
2001-11-14 03:15:28 +00:00
|
|
|
|
priv.orig_sizeflag = AFLAG | DFLAG;
|
1999-05-17 08:35:42 +00:00
|
|
|
|
else if (info->mach == bfd_mach_i386_i8086)
|
2001-11-14 03:15:28 +00:00
|
|
|
|
priv.orig_sizeflag = 0;
|
1999-05-17 08:35:42 +00:00
|
|
|
|
else
|
|
|
|
|
abort ();
|
2001-11-14 03:15:28 +00:00
|
|
|
|
|
|
|
|
|
for (p = info->disassembler_options; p != NULL; )
|
|
|
|
|
{
|
2001-11-14 12:01:12 +00:00
|
|
|
|
if (strncmp (p, "x86-64", 6) == 0)
|
2001-11-14 03:15:28 +00:00
|
|
|
|
{
|
|
|
|
|
mode_64bit = 1;
|
|
|
|
|
priv.orig_sizeflag = AFLAG | DFLAG;
|
|
|
|
|
}
|
|
|
|
|
else if (strncmp (p, "i386", 4) == 0)
|
|
|
|
|
{
|
|
|
|
|
mode_64bit = 0;
|
|
|
|
|
priv.orig_sizeflag = AFLAG | DFLAG;
|
|
|
|
|
}
|
|
|
|
|
else if (strncmp (p, "i8086", 5) == 0)
|
|
|
|
|
{
|
|
|
|
|
mode_64bit = 0;
|
|
|
|
|
priv.orig_sizeflag = 0;
|
|
|
|
|
}
|
|
|
|
|
else if (strncmp (p, "intel", 5) == 0)
|
|
|
|
|
{
|
|
|
|
|
intel_syntax = 1;
|
|
|
|
|
}
|
|
|
|
|
else if (strncmp (p, "att", 3) == 0)
|
|
|
|
|
{
|
|
|
|
|
intel_syntax = 0;
|
|
|
|
|
}
|
|
|
|
|
else if (strncmp (p, "addr", 4) == 0)
|
|
|
|
|
{
|
|
|
|
|
if (p[4] == '1' && p[5] == '6')
|
|
|
|
|
priv.orig_sizeflag &= ~AFLAG;
|
|
|
|
|
else if (p[4] == '3' && p[5] == '2')
|
|
|
|
|
priv.orig_sizeflag |= AFLAG;
|
|
|
|
|
}
|
|
|
|
|
else if (strncmp (p, "data", 4) == 0)
|
|
|
|
|
{
|
|
|
|
|
if (p[4] == '1' && p[5] == '6')
|
|
|
|
|
priv.orig_sizeflag &= ~DFLAG;
|
|
|
|
|
else if (p[4] == '3' && p[5] == '2')
|
|
|
|
|
priv.orig_sizeflag |= DFLAG;
|
|
|
|
|
}
|
|
|
|
|
else if (strncmp (p, "suffix", 6) == 0)
|
|
|
|
|
priv.orig_sizeflag |= SUFFIX_ALWAYS;
|
|
|
|
|
|
|
|
|
|
p = strchr (p, ',');
|
|
|
|
|
if (p != NULL)
|
|
|
|
|
p++;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
if (intel_syntax)
|
|
|
|
|
{
|
|
|
|
|
names64 = intel_names64;
|
|
|
|
|
names32 = intel_names32;
|
|
|
|
|
names16 = intel_names16;
|
|
|
|
|
names8 = intel_names8;
|
|
|
|
|
names8rex = intel_names8rex;
|
|
|
|
|
names_seg = intel_names_seg;
|
|
|
|
|
index16 = intel_index16;
|
|
|
|
|
open_char = '[';
|
|
|
|
|
close_char = ']';
|
|
|
|
|
separator_char = '+';
|
|
|
|
|
scale_char = '*';
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
names64 = att_names64;
|
|
|
|
|
names32 = att_names32;
|
|
|
|
|
names16 = att_names16;
|
|
|
|
|
names8 = att_names8;
|
|
|
|
|
names8rex = att_names8rex;
|
|
|
|
|
names_seg = att_names_seg;
|
|
|
|
|
index16 = att_index16;
|
|
|
|
|
open_char = '(';
|
|
|
|
|
close_char = ')';
|
|
|
|
|
separator_char = ',';
|
|
|
|
|
scale_char = ',';
|
|
|
|
|
}
|
1999-05-17 08:35:42 +00:00
|
|
|
|
|
1999-09-04 15:49:35 +00:00
|
|
|
|
/* The output looks better if we put 7 bytes on a line, since that
|
1999-05-13 06:00:30 +00:00
|
|
|
|
puts most long word instructions on a single line. */
|
1999-09-04 15:49:35 +00:00
|
|
|
|
info->bytes_per_line = 7;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
|
2003-09-14 15:16:57 +00:00
|
|
|
|
info->private_data = &priv;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
priv.max_fetched = priv.the_buffer;
|
|
|
|
|
priv.insn_start = pc;
|
|
|
|
|
|
|
|
|
|
obuf[0] = 0;
|
|
|
|
|
op1out[0] = 0;
|
|
|
|
|
op2out[0] = 0;
|
|
|
|
|
op3out[0] = 0;
|
|
|
|
|
|
|
|
|
|
op_index[0] = op_index[1] = op_index[2] = -1;
|
|
|
|
|
|
|
|
|
|
the_info = info;
|
|
|
|
|
start_pc = pc;
|
2001-11-14 03:15:28 +00:00
|
|
|
|
start_codep = priv.the_buffer;
|
|
|
|
|
codep = priv.the_buffer;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
|
1999-06-13 13:56:26 +00:00
|
|
|
|
if (setjmp (priv.bailout) != 0)
|
|
|
|
|
{
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
const char *name;
|
|
|
|
|
|
1999-06-13 13:56:26 +00:00
|
|
|
|
/* Getting here means we tried for data but didn't get it. That
|
2001-11-14 03:15:28 +00:00
|
|
|
|
means we have an incomplete instruction of some sort. Just
|
|
|
|
|
print the first byte as a prefix or a .byte pseudo-op. */
|
|
|
|
|
if (codep > priv.the_buffer)
|
1999-06-13 13:56:26 +00:00
|
|
|
|
{
|
2001-11-14 03:15:28 +00:00
|
|
|
|
name = prefix_name (priv.the_buffer[0], priv.orig_sizeflag);
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
if (name != NULL)
|
|
|
|
|
(*info->fprintf_func) (info->stream, "%s", name);
|
|
|
|
|
else
|
1999-06-13 13:56:26 +00:00
|
|
|
|
{
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
/* Just print the first byte as a .byte instruction. */
|
|
|
|
|
(*info->fprintf_func) (info->stream, ".byte 0x%x",
|
2001-11-14 03:15:28 +00:00
|
|
|
|
(unsigned int) priv.the_buffer[0]);
|
1999-06-13 13:56:26 +00:00
|
|
|
|
}
|
|
|
|
|
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
return 1;
|
1999-06-13 13:56:26 +00:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
return -1;
|
|
|
|
|
}
|
|
|
|
|
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
obufp = obuf;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
ckprefix ();
|
|
|
|
|
|
|
|
|
|
insn_codep = codep;
|
2001-11-14 03:15:28 +00:00
|
|
|
|
sizeflag = priv.orig_sizeflag;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
|
|
|
|
|
FETCH_DATA (info, codep + 1);
|
|
|
|
|
two_source_ops = (*codep == 0x62) || (*codep == 0xc8);
|
|
|
|
|
|
|
|
|
|
if ((prefixes & PREFIX_FWAIT)
|
|
|
|
|
&& ((*codep < 0xd8) || (*codep > 0xdf)))
|
|
|
|
|
{
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
const char *name;
|
|
|
|
|
|
|
|
|
|
/* fwait not followed by floating point instruction. Print the
|
2003-02-06 01:48:41 +00:00
|
|
|
|
first prefix, which is probably fwait itself. */
|
2001-11-14 03:15:28 +00:00
|
|
|
|
name = prefix_name (priv.the_buffer[0], priv.orig_sizeflag);
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
if (name == NULL)
|
|
|
|
|
name = INTERNAL_DISASSEMBLER_ERROR;
|
|
|
|
|
(*info->fprintf_func) (info->stream, "%s", name);
|
|
|
|
|
return 1;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
if (*codep == 0x0f)
|
|
|
|
|
{
|
|
|
|
|
FETCH_DATA (info, codep + 2);
|
2001-06-11 13:25:07 +00:00
|
|
|
|
dp = &dis386_twobyte[*++codep];
|
1999-05-03 07:29:11 +00:00
|
|
|
|
need_modrm = twobyte_has_modrm[*codep];
|
2001-01-10 14:14:25 +00:00
|
|
|
|
uses_SSE_prefix = twobyte_uses_SSE_prefix[*codep];
|
2005-03-02 08:01:32 +00:00
|
|
|
|
uses_LOCK_prefix = (*codep & ~0x02) == 0x20;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
2001-06-11 13:25:07 +00:00
|
|
|
|
dp = &dis386[*codep];
|
1999-05-03 07:29:11 +00:00
|
|
|
|
need_modrm = onebyte_has_modrm[*codep];
|
2001-01-10 14:14:25 +00:00
|
|
|
|
uses_SSE_prefix = 0;
|
2005-03-02 08:01:32 +00:00
|
|
|
|
uses_LOCK_prefix = 0;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
}
|
|
|
|
|
codep++;
|
|
|
|
|
|
2001-01-10 14:14:25 +00:00
|
|
|
|
if (!uses_SSE_prefix && (prefixes & PREFIX_REPZ))
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
{
|
|
|
|
|
oappend ("repz ");
|
|
|
|
|
used_prefixes |= PREFIX_REPZ;
|
|
|
|
|
}
|
2001-01-10 14:14:25 +00:00
|
|
|
|
if (!uses_SSE_prefix && (prefixes & PREFIX_REPNZ))
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
{
|
|
|
|
|
oappend ("repnz ");
|
|
|
|
|
used_prefixes |= PREFIX_REPNZ;
|
|
|
|
|
}
|
2005-03-02 08:01:32 +00:00
|
|
|
|
if (!uses_LOCK_prefix && (prefixes & PREFIX_LOCK))
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
{
|
|
|
|
|
oappend ("lock ");
|
|
|
|
|
used_prefixes |= PREFIX_LOCK;
|
|
|
|
|
}
|
1999-05-13 06:00:30 +00:00
|
|
|
|
|
|
|
|
|
if (prefixes & PREFIX_ADDR)
|
|
|
|
|
{
|
|
|
|
|
sizeflag ^= AFLAG;
|
2001-06-11 13:25:07 +00:00
|
|
|
|
if (dp->bytemode3 != loop_jcxz_mode || intel_syntax)
|
2001-06-06 10:24:18 +00:00
|
|
|
|
{
|
2002-03-18 20:11:49 +00:00
|
|
|
|
if ((sizeflag & AFLAG) || mode_64bit)
|
2001-06-06 10:24:18 +00:00
|
|
|
|
oappend ("addr32 ");
|
|
|
|
|
else
|
|
|
|
|
oappend ("addr16 ");
|
|
|
|
|
used_prefixes |= PREFIX_ADDR;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
if (!uses_SSE_prefix && (prefixes & PREFIX_DATA))
|
|
|
|
|
{
|
|
|
|
|
sizeflag ^= DFLAG;
|
2001-06-11 13:25:07 +00:00
|
|
|
|
if (dp->bytemode3 == cond_jump_mode
|
|
|
|
|
&& dp->bytemode1 == v_mode
|
|
|
|
|
&& !intel_syntax)
|
2001-06-06 10:24:18 +00:00
|
|
|
|
{
|
|
|
|
|
if (sizeflag & DFLAG)
|
|
|
|
|
oappend ("data32 ");
|
|
|
|
|
else
|
|
|
|
|
oappend ("data16 ");
|
|
|
|
|
used_prefixes |= PREFIX_DATA;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
1999-05-03 07:29:11 +00:00
|
|
|
|
if (need_modrm)
|
|
|
|
|
{
|
|
|
|
|
FETCH_DATA (info, codep + 1);
|
|
|
|
|
mod = (*codep >> 6) & 3;
|
|
|
|
|
reg = (*codep >> 3) & 7;
|
|
|
|
|
rm = *codep & 7;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
if (dp->name == NULL && dp->bytemode1 == FLOATCODE)
|
|
|
|
|
{
|
|
|
|
|
dofloat (sizeflag);
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
2001-01-10 14:14:25 +00:00
|
|
|
|
int index;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
if (dp->name == NULL)
|
1999-05-13 06:00:30 +00:00
|
|
|
|
{
|
2001-06-11 13:25:07 +00:00
|
|
|
|
switch (dp->bytemode1)
|
1999-05-13 06:00:30 +00:00
|
|
|
|
{
|
2001-06-11 13:25:07 +00:00
|
|
|
|
case USE_GROUPS:
|
|
|
|
|
dp = &grps[dp->bytemode2][reg];
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
|
|
case USE_PREFIX_USER_TABLE:
|
|
|
|
|
index = 0;
|
|
|
|
|
used_prefixes |= (prefixes & PREFIX_REPZ);
|
|
|
|
|
if (prefixes & PREFIX_REPZ)
|
|
|
|
|
index = 1;
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
used_prefixes |= (prefixes & PREFIX_DATA);
|
|
|
|
|
if (prefixes & PREFIX_DATA)
|
|
|
|
|
index = 2;
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
used_prefixes |= (prefixes & PREFIX_REPNZ);
|
|
|
|
|
if (prefixes & PREFIX_REPNZ)
|
|
|
|
|
index = 3;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
dp = &prefix_user_table[dp->bytemode2][index];
|
|
|
|
|
break;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
|
2001-06-11 13:25:07 +00:00
|
|
|
|
case X86_64_SPECIAL:
|
|
|
|
|
dp = &x86_64_table[dp->bytemode2][mode_64bit];
|
|
|
|
|
break;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
|
2001-06-11 13:25:07 +00:00
|
|
|
|
default:
|
|
|
|
|
oappend (INTERNAL_DISASSEMBLER_ERROR);
|
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
}
|
1999-05-03 07:29:11 +00:00
|
|
|
|
|
2001-06-11 13:25:07 +00:00
|
|
|
|
if (putop (dp->name, sizeflag) == 0)
|
|
|
|
|
{
|
|
|
|
|
obufp = op1out;
|
|
|
|
|
op_ad = 2;
|
|
|
|
|
if (dp->op1)
|
2001-07-29 05:00:14 +00:00
|
|
|
|
(*dp->op1) (dp->bytemode1, sizeflag);
|
2001-06-11 13:25:07 +00:00
|
|
|
|
|
|
|
|
|
obufp = op2out;
|
|
|
|
|
op_ad = 1;
|
|
|
|
|
if (dp->op2)
|
2001-07-29 05:00:14 +00:00
|
|
|
|
(*dp->op2) (dp->bytemode2, sizeflag);
|
2001-06-11 13:25:07 +00:00
|
|
|
|
|
|
|
|
|
obufp = op3out;
|
|
|
|
|
op_ad = 0;
|
|
|
|
|
if (dp->op3)
|
2001-07-29 05:00:14 +00:00
|
|
|
|
(*dp->op3) (dp->bytemode3, sizeflag);
|
2001-06-11 13:25:07 +00:00
|
|
|
|
}
|
1999-05-03 07:29:11 +00:00
|
|
|
|
}
|
|
|
|
|
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
/* See if any prefixes were not used. If so, print the first one
|
|
|
|
|
separately. If we don't do this, we'll wind up printing an
|
|
|
|
|
instruction stream which does not precisely correspond to the
|
|
|
|
|
bytes we are disassembling. */
|
|
|
|
|
if ((prefixes & ~used_prefixes) != 0)
|
|
|
|
|
{
|
|
|
|
|
const char *name;
|
|
|
|
|
|
2001-11-14 03:15:28 +00:00
|
|
|
|
name = prefix_name (priv.the_buffer[0], priv.orig_sizeflag);
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
if (name == NULL)
|
|
|
|
|
name = INTERNAL_DISASSEMBLER_ERROR;
|
|
|
|
|
(*info->fprintf_func) (info->stream, "%s", name);
|
|
|
|
|
return 1;
|
|
|
|
|
}
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
if (rex & ~rex_used)
|
|
|
|
|
{
|
|
|
|
|
const char *name;
|
2001-11-14 03:15:28 +00:00
|
|
|
|
name = prefix_name (rex | 0x40, priv.orig_sizeflag);
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
if (name == NULL)
|
|
|
|
|
name = INTERNAL_DISASSEMBLER_ERROR;
|
|
|
|
|
(*info->fprintf_func) (info->stream, "%s ", name);
|
|
|
|
|
}
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
|
1999-05-03 07:29:11 +00:00
|
|
|
|
obufp = obuf + strlen (obuf);
|
|
|
|
|
for (i = strlen (obuf); i < 6; i++)
|
|
|
|
|
oappend (" ");
|
|
|
|
|
oappend (" ");
|
|
|
|
|
(*info->fprintf_func) (info->stream, "%s", obuf);
|
|
|
|
|
|
|
|
|
|
/* The enter and bound instructions are printed with operands in the same
|
|
|
|
|
order as the intel book; everything else is printed in reverse order. */
|
1999-05-17 08:35:42 +00:00
|
|
|
|
if (intel_syntax || two_source_ops)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
|
|
|
|
first = op1out;
|
|
|
|
|
second = op2out;
|
|
|
|
|
third = op3out;
|
|
|
|
|
op_ad = op_index[0];
|
|
|
|
|
op_index[0] = op_index[2];
|
|
|
|
|
op_index[2] = op_ad;
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
first = op3out;
|
|
|
|
|
second = op2out;
|
|
|
|
|
third = op1out;
|
|
|
|
|
}
|
|
|
|
|
needcomma = 0;
|
|
|
|
|
if (*first)
|
|
|
|
|
{
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
if (op_index[0] != -1 && !op_riprel[0])
|
1999-05-03 07:29:11 +00:00
|
|
|
|
(*info->print_address_func) ((bfd_vma) op_address[op_index[0]], info);
|
|
|
|
|
else
|
|
|
|
|
(*info->fprintf_func) (info->stream, "%s", first);
|
|
|
|
|
needcomma = 1;
|
|
|
|
|
}
|
|
|
|
|
if (*second)
|
|
|
|
|
{
|
|
|
|
|
if (needcomma)
|
|
|
|
|
(*info->fprintf_func) (info->stream, ",");
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
if (op_index[1] != -1 && !op_riprel[1])
|
1999-05-03 07:29:11 +00:00
|
|
|
|
(*info->print_address_func) ((bfd_vma) op_address[op_index[1]], info);
|
|
|
|
|
else
|
|
|
|
|
(*info->fprintf_func) (info->stream, "%s", second);
|
|
|
|
|
needcomma = 1;
|
|
|
|
|
}
|
|
|
|
|
if (*third)
|
|
|
|
|
{
|
|
|
|
|
if (needcomma)
|
|
|
|
|
(*info->fprintf_func) (info->stream, ",");
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
if (op_index[2] != -1 && !op_riprel[2])
|
1999-05-03 07:29:11 +00:00
|
|
|
|
(*info->print_address_func) ((bfd_vma) op_address[op_index[2]], info);
|
|
|
|
|
else
|
|
|
|
|
(*info->fprintf_func) (info->stream, "%s", third);
|
|
|
|
|
}
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
for (i = 0; i < 3; i++)
|
|
|
|
|
if (op_index[i] != -1 && op_riprel[i])
|
|
|
|
|
{
|
|
|
|
|
(*info->fprintf_func) (info->stream, " # ");
|
|
|
|
|
(*info->print_address_func) ((bfd_vma) (start_pc + codep - start_codep
|
|
|
|
|
+ op_address[op_index[i]]), info);
|
|
|
|
|
}
|
2001-11-14 03:15:28 +00:00
|
|
|
|
return codep - priv.the_buffer;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
}
|
|
|
|
|
|
2001-06-11 13:25:07 +00:00
|
|
|
|
static const char *float_mem[] = {
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* d8 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
"fadd{s||s|}",
|
|
|
|
|
"fmul{s||s|}",
|
|
|
|
|
"fcom{s||s|}",
|
|
|
|
|
"fcomp{s||s|}",
|
|
|
|
|
"fsub{s||s|}",
|
|
|
|
|
"fsubr{s||s|}",
|
|
|
|
|
"fdiv{s||s|}",
|
|
|
|
|
"fdivr{s||s|}",
|
2003-02-06 01:48:41 +00:00
|
|
|
|
/* d9 */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
"fld{s||s|}",
|
1999-05-03 07:29:11 +00:00
|
|
|
|
"(bad)",
|
2001-06-11 13:25:07 +00:00
|
|
|
|
"fst{s||s|}",
|
|
|
|
|
"fstp{s||s|}",
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
"fldenvIC",
|
1999-05-03 07:29:11 +00:00
|
|
|
|
"fldcw",
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
"fNstenvIC",
|
1999-05-03 07:29:11 +00:00
|
|
|
|
"fNstcw",
|
|
|
|
|
/* da */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
"fiadd{l||l|}",
|
|
|
|
|
"fimul{l||l|}",
|
|
|
|
|
"ficom{l||l|}",
|
|
|
|
|
"ficomp{l||l|}",
|
|
|
|
|
"fisub{l||l|}",
|
|
|
|
|
"fisubr{l||l|}",
|
|
|
|
|
"fidiv{l||l|}",
|
|
|
|
|
"fidivr{l||l|}",
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* db */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
"fild{l||l|}",
|
2003-06-23 20:15:34 +00:00
|
|
|
|
"fisttp{l||l|}",
|
2001-06-11 13:25:07 +00:00
|
|
|
|
"fist{l||l|}",
|
|
|
|
|
"fistp{l||l|}",
|
1999-05-03 07:29:11 +00:00
|
|
|
|
"(bad)",
|
2001-06-11 13:25:07 +00:00
|
|
|
|
"fld{t||t|}",
|
1999-05-03 07:29:11 +00:00
|
|
|
|
"(bad)",
|
2001-06-11 13:25:07 +00:00
|
|
|
|
"fstp{t||t|}",
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* dc */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
"fadd{l||l|}",
|
|
|
|
|
"fmul{l||l|}",
|
|
|
|
|
"fcom{l||l|}",
|
|
|
|
|
"fcomp{l||l|}",
|
|
|
|
|
"fsub{l||l|}",
|
|
|
|
|
"fsubr{l||l|}",
|
|
|
|
|
"fdiv{l||l|}",
|
|
|
|
|
"fdivr{l||l|}",
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* dd */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
"fld{l||l|}",
|
2004-06-23 15:06:58 +00:00
|
|
|
|
"fisttp{ll||ll|}",
|
2001-06-11 13:25:07 +00:00
|
|
|
|
"fst{l||l|}",
|
|
|
|
|
"fstp{l||l|}",
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
"frstorIC",
|
1999-05-03 07:29:11 +00:00
|
|
|
|
"(bad)",
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
"fNsaveIC",
|
1999-05-03 07:29:11 +00:00
|
|
|
|
"fNstsw",
|
|
|
|
|
/* de */
|
|
|
|
|
"fiadd",
|
|
|
|
|
"fimul",
|
|
|
|
|
"ficom",
|
|
|
|
|
"ficomp",
|
|
|
|
|
"fisub",
|
|
|
|
|
"fisubr",
|
|
|
|
|
"fidiv",
|
|
|
|
|
"fidivr",
|
|
|
|
|
/* df */
|
|
|
|
|
"fild",
|
2003-06-23 20:15:34 +00:00
|
|
|
|
"fisttp",
|
1999-05-03 07:29:11 +00:00
|
|
|
|
"fist",
|
|
|
|
|
"fistp",
|
|
|
|
|
"fbld",
|
2001-06-11 13:25:07 +00:00
|
|
|
|
"fild{ll||ll|}",
|
1999-05-03 07:29:11 +00:00
|
|
|
|
"fbstp",
|
2004-06-23 15:06:58 +00:00
|
|
|
|
"fistp{ll||ll|}",
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static const unsigned char float_mem_mode[] = {
|
|
|
|
|
/* d8 */
|
|
|
|
|
d_mode,
|
|
|
|
|
d_mode,
|
|
|
|
|
d_mode,
|
|
|
|
|
d_mode,
|
|
|
|
|
d_mode,
|
|
|
|
|
d_mode,
|
|
|
|
|
d_mode,
|
|
|
|
|
d_mode,
|
|
|
|
|
/* d9 */
|
|
|
|
|
d_mode,
|
|
|
|
|
0,
|
|
|
|
|
d_mode,
|
|
|
|
|
d_mode,
|
|
|
|
|
0,
|
|
|
|
|
w_mode,
|
|
|
|
|
0,
|
|
|
|
|
w_mode,
|
|
|
|
|
/* da */
|
|
|
|
|
d_mode,
|
|
|
|
|
d_mode,
|
|
|
|
|
d_mode,
|
|
|
|
|
d_mode,
|
|
|
|
|
d_mode,
|
|
|
|
|
d_mode,
|
|
|
|
|
d_mode,
|
|
|
|
|
d_mode,
|
|
|
|
|
/* db */
|
|
|
|
|
d_mode,
|
|
|
|
|
d_mode,
|
|
|
|
|
d_mode,
|
|
|
|
|
d_mode,
|
|
|
|
|
0,
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
t_mode,
|
2004-06-23 15:06:58 +00:00
|
|
|
|
0,
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
t_mode,
|
2004-06-23 15:06:58 +00:00
|
|
|
|
/* dc */
|
|
|
|
|
q_mode,
|
|
|
|
|
q_mode,
|
|
|
|
|
q_mode,
|
|
|
|
|
q_mode,
|
|
|
|
|
q_mode,
|
|
|
|
|
q_mode,
|
|
|
|
|
q_mode,
|
|
|
|
|
q_mode,
|
|
|
|
|
/* dd */
|
|
|
|
|
q_mode,
|
|
|
|
|
q_mode,
|
|
|
|
|
q_mode,
|
|
|
|
|
q_mode,
|
|
|
|
|
0,
|
|
|
|
|
0,
|
|
|
|
|
0,
|
|
|
|
|
w_mode,
|
|
|
|
|
/* de */
|
|
|
|
|
w_mode,
|
|
|
|
|
w_mode,
|
|
|
|
|
w_mode,
|
|
|
|
|
w_mode,
|
|
|
|
|
w_mode,
|
|
|
|
|
w_mode,
|
|
|
|
|
w_mode,
|
|
|
|
|
w_mode,
|
|
|
|
|
/* df */
|
|
|
|
|
w_mode,
|
|
|
|
|
w_mode,
|
|
|
|
|
w_mode,
|
|
|
|
|
w_mode,
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
t_mode,
|
2004-06-23 15:06:58 +00:00
|
|
|
|
q_mode,
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
t_mode,
|
2004-06-23 15:06:58 +00:00
|
|
|
|
q_mode
|
1999-05-03 07:29:11 +00:00
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
#define ST OP_ST, 0
|
|
|
|
|
#define STi OP_STi, 0
|
|
|
|
|
|
1999-07-11 20:04:29 +00:00
|
|
|
|
#define FGRPd9_2 NULL, NULL, 0, NULL, 0, NULL, 0
|
|
|
|
|
#define FGRPd9_4 NULL, NULL, 1, NULL, 0, NULL, 0
|
|
|
|
|
#define FGRPd9_5 NULL, NULL, 2, NULL, 0, NULL, 0
|
|
|
|
|
#define FGRPd9_6 NULL, NULL, 3, NULL, 0, NULL, 0
|
|
|
|
|
#define FGRPd9_7 NULL, NULL, 4, NULL, 0, NULL, 0
|
|
|
|
|
#define FGRPda_5 NULL, NULL, 5, NULL, 0, NULL, 0
|
|
|
|
|
#define FGRPdb_4 NULL, NULL, 6, NULL, 0, NULL, 0
|
|
|
|
|
#define FGRPde_3 NULL, NULL, 7, NULL, 0, NULL, 0
|
|
|
|
|
#define FGRPdf_4 NULL, NULL, 8, NULL, 0, NULL, 0
|
1999-05-03 07:29:11 +00:00
|
|
|
|
|
1999-05-17 08:35:42 +00:00
|
|
|
|
static const struct dis386 float_reg[][8] = {
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* d8 */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "fadd", ST, STi, XX },
|
|
|
|
|
{ "fmul", ST, STi, XX },
|
|
|
|
|
{ "fcom", STi, XX, XX },
|
|
|
|
|
{ "fcomp", STi, XX, XX },
|
|
|
|
|
{ "fsub", ST, STi, XX },
|
|
|
|
|
{ "fsubr", ST, STi, XX },
|
|
|
|
|
{ "fdiv", ST, STi, XX },
|
|
|
|
|
{ "fdivr", ST, STi, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
},
|
|
|
|
|
/* d9 */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "fld", STi, XX, XX },
|
|
|
|
|
{ "fxch", STi, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{ FGRPd9_2 },
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "(bad)", XX, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{ FGRPd9_4 },
|
|
|
|
|
{ FGRPd9_5 },
|
|
|
|
|
{ FGRPd9_6 },
|
|
|
|
|
{ FGRPd9_7 },
|
|
|
|
|
},
|
|
|
|
|
/* da */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "fcmovb", ST, STi, XX },
|
|
|
|
|
{ "fcmove", ST, STi, XX },
|
|
|
|
|
{ "fcmovbe",ST, STi, XX },
|
|
|
|
|
{ "fcmovu", ST, STi, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{ FGRPda_5 },
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
},
|
|
|
|
|
/* db */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "fcmovnb",ST, STi, XX },
|
|
|
|
|
{ "fcmovne",ST, STi, XX },
|
|
|
|
|
{ "fcmovnbe",ST, STi, XX },
|
|
|
|
|
{ "fcmovnu",ST, STi, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{ FGRPdb_4 },
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "fucomi", ST, STi, XX },
|
|
|
|
|
{ "fcomi", ST, STi, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
},
|
|
|
|
|
/* dc */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "fadd", STi, ST, XX },
|
|
|
|
|
{ "fmul", STi, ST, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
#if UNIXWARE_COMPAT
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "fsub", STi, ST, XX },
|
|
|
|
|
{ "fsubr", STi, ST, XX },
|
|
|
|
|
{ "fdiv", STi, ST, XX },
|
|
|
|
|
{ "fdivr", STi, ST, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
#else
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "fsubr", STi, ST, XX },
|
|
|
|
|
{ "fsub", STi, ST, XX },
|
|
|
|
|
{ "fdivr", STi, ST, XX },
|
|
|
|
|
{ "fdiv", STi, ST, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
#endif
|
|
|
|
|
},
|
|
|
|
|
/* dd */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "ffree", STi, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "fst", STi, XX, XX },
|
|
|
|
|
{ "fstp", STi, XX, XX },
|
|
|
|
|
{ "fucom", STi, XX, XX },
|
|
|
|
|
{ "fucomp", STi, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
},
|
|
|
|
|
/* de */
|
|
|
|
|
{
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "faddp", STi, ST, XX },
|
|
|
|
|
{ "fmulp", STi, ST, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{ FGRPde_3 },
|
|
|
|
|
#if UNIXWARE_COMPAT
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "fsubp", STi, ST, XX },
|
|
|
|
|
{ "fsubrp", STi, ST, XX },
|
|
|
|
|
{ "fdivp", STi, ST, XX },
|
|
|
|
|
{ "fdivrp", STi, ST, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
#else
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "fsubrp", STi, ST, XX },
|
|
|
|
|
{ "fsubp", STi, ST, XX },
|
|
|
|
|
{ "fdivrp", STi, ST, XX },
|
|
|
|
|
{ "fdivp", STi, ST, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
#endif
|
|
|
|
|
},
|
|
|
|
|
/* df */
|
|
|
|
|
{
|
2001-04-06 09:27:33 +00:00
|
|
|
|
{ "ffreep", STi, XX, XX },
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{ FGRPdf_4 },
|
1999-07-11 20:04:29 +00:00
|
|
|
|
{ "fucomip",ST, STi, XX },
|
|
|
|
|
{ "fcomip", ST, STi, XX },
|
|
|
|
|
{ "(bad)", XX, XX, XX },
|
1999-05-03 07:29:11 +00:00
|
|
|
|
},
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static char *fgrps[][8] = {
|
|
|
|
|
/* d9_2 0 */
|
|
|
|
|
{
|
|
|
|
|
"fnop","(bad)","(bad)","(bad)","(bad)","(bad)","(bad)","(bad)",
|
|
|
|
|
},
|
|
|
|
|
|
|
|
|
|
/* d9_4 1 */
|
|
|
|
|
{
|
|
|
|
|
"fchs","fabs","(bad)","(bad)","ftst","fxam","(bad)","(bad)",
|
|
|
|
|
},
|
|
|
|
|
|
|
|
|
|
/* d9_5 2 */
|
|
|
|
|
{
|
|
|
|
|
"fld1","fldl2t","fldl2e","fldpi","fldlg2","fldln2","fldz","(bad)",
|
|
|
|
|
},
|
|
|
|
|
|
|
|
|
|
/* d9_6 3 */
|
|
|
|
|
{
|
|
|
|
|
"f2xm1","fyl2x","fptan","fpatan","fxtract","fprem1","fdecstp","fincstp",
|
|
|
|
|
},
|
|
|
|
|
|
|
|
|
|
/* d9_7 4 */
|
|
|
|
|
{
|
|
|
|
|
"fprem","fyl2xp1","fsqrt","fsincos","frndint","fscale","fsin","fcos",
|
|
|
|
|
},
|
|
|
|
|
|
|
|
|
|
/* da_5 5 */
|
|
|
|
|
{
|
|
|
|
|
"(bad)","fucompp","(bad)","(bad)","(bad)","(bad)","(bad)","(bad)",
|
|
|
|
|
},
|
|
|
|
|
|
|
|
|
|
/* db_4 6 */
|
|
|
|
|
{
|
|
|
|
|
"feni(287 only)","fdisi(287 only)","fNclex","fNinit",
|
|
|
|
|
"fNsetpm(287 only)","(bad)","(bad)","(bad)",
|
|
|
|
|
},
|
|
|
|
|
|
|
|
|
|
/* de_3 7 */
|
|
|
|
|
{
|
|
|
|
|
"(bad)","fcompp","(bad)","(bad)","(bad)","(bad)","(bad)","(bad)",
|
|
|
|
|
},
|
|
|
|
|
|
|
|
|
|
/* df_4 8 */
|
|
|
|
|
{
|
|
|
|
|
"fNstsw","(bad)","(bad)","(bad)","(bad)","(bad)","(bad)","(bad)",
|
|
|
|
|
},
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
dofloat (int sizeflag)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
1999-05-17 08:35:42 +00:00
|
|
|
|
const struct dis386 *dp;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
unsigned char floatop;
|
|
|
|
|
|
|
|
|
|
floatop = codep[-1];
|
|
|
|
|
|
|
|
|
|
if (mod != 3)
|
|
|
|
|
{
|
2004-06-23 15:06:58 +00:00
|
|
|
|
int fp_indx = (floatop - 0xd8) * 8 + reg;
|
|
|
|
|
|
|
|
|
|
putop (float_mem[fp_indx], sizeflag);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
obufp = op1out;
|
2004-06-23 15:06:58 +00:00
|
|
|
|
OP_E (float_mem_mode[fp_indx], sizeflag);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
return;
|
|
|
|
|
}
|
2001-07-29 05:00:14 +00:00
|
|
|
|
/* Skip mod/rm byte. */
|
2001-05-12 12:07:10 +00:00
|
|
|
|
MODRM_CHECK;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
codep++;
|
|
|
|
|
|
|
|
|
|
dp = &float_reg[floatop - 0xd8][reg];
|
|
|
|
|
if (dp->name == NULL)
|
|
|
|
|
{
|
|
|
|
|
putop (fgrps[dp->bytemode1][rm], sizeflag);
|
|
|
|
|
|
2001-07-29 05:00:14 +00:00
|
|
|
|
/* Instruction fnstsw is only one with strange arg. */
|
1999-05-03 07:29:11 +00:00
|
|
|
|
if (floatop == 0xdf && codep[-1] == 0xe0)
|
|
|
|
|
strcpy (op1out, names16[0]);
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
putop (dp->name, sizeflag);
|
|
|
|
|
|
|
|
|
|
obufp = op1out;
|
|
|
|
|
if (dp->op1)
|
2001-07-29 05:00:14 +00:00
|
|
|
|
(*dp->op1) (dp->bytemode1, sizeflag);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
obufp = op2out;
|
|
|
|
|
if (dp->op2)
|
2001-07-29 05:00:14 +00:00
|
|
|
|
(*dp->op2) (dp->bytemode2, sizeflag);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
OP_ST (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
|
|
|
|
oappend ("%st");
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
OP_STi (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
|
|
|
|
sprintf (scratchbuf, "%%st(%d)", rm);
|
2001-07-28 07:13:34 +00:00
|
|
|
|
oappend (scratchbuf + intel_syntax);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
}
|
|
|
|
|
|
2001-07-29 05:00:14 +00:00
|
|
|
|
/* Capital letters in template are macros. */
|
2001-06-11 13:25:07 +00:00
|
|
|
|
static int
|
2003-09-14 15:16:57 +00:00
|
|
|
|
putop (const char *template, int sizeflag)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
1999-05-17 08:35:42 +00:00
|
|
|
|
const char *p;
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
int alt = 0;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
|
|
|
|
|
for (p = template; *p; p++)
|
|
|
|
|
{
|
|
|
|
|
switch (*p)
|
|
|
|
|
{
|
|
|
|
|
default:
|
|
|
|
|
*obufp++ = *p;
|
|
|
|
|
break;
|
2001-06-11 13:25:07 +00:00
|
|
|
|
case '{':
|
|
|
|
|
alt = 0;
|
|
|
|
|
if (intel_syntax)
|
|
|
|
|
alt += 1;
|
|
|
|
|
if (mode_64bit)
|
|
|
|
|
alt += 2;
|
|
|
|
|
while (alt != 0)
|
|
|
|
|
{
|
|
|
|
|
while (*++p != '|')
|
|
|
|
|
{
|
|
|
|
|
if (*p == '}')
|
|
|
|
|
{
|
|
|
|
|
/* Alternative not valid. */
|
|
|
|
|
strcpy (obuf, "(bad)");
|
|
|
|
|
obufp = obuf + 5;
|
|
|
|
|
return 1;
|
|
|
|
|
}
|
|
|
|
|
else if (*p == '\0')
|
|
|
|
|
abort ();
|
|
|
|
|
}
|
|
|
|
|
alt--;
|
|
|
|
|
}
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
/* Fall through. */
|
|
|
|
|
case 'I':
|
|
|
|
|
alt = 1;
|
|
|
|
|
continue;
|
2001-06-11 13:25:07 +00:00
|
|
|
|
case '|':
|
|
|
|
|
while (*++p != '}')
|
|
|
|
|
{
|
|
|
|
|
if (*p == '\0')
|
|
|
|
|
abort ();
|
|
|
|
|
}
|
|
|
|
|
break;
|
|
|
|
|
case '}':
|
|
|
|
|
break;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
case 'A':
|
2003-02-06 01:48:41 +00:00
|
|
|
|
if (intel_syntax)
|
|
|
|
|
break;
|
2001-11-14 03:15:28 +00:00
|
|
|
|
if (mod != 3 || (sizeflag & SUFFIX_ALWAYS))
|
1999-05-03 07:29:11 +00:00
|
|
|
|
*obufp++ = 'b';
|
|
|
|
|
break;
|
|
|
|
|
case 'B':
|
2003-02-06 01:48:41 +00:00
|
|
|
|
if (intel_syntax)
|
|
|
|
|
break;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
if (sizeflag & SUFFIX_ALWAYS)
|
|
|
|
|
*obufp++ = 'b';
|
|
|
|
|
break;
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
case 'C':
|
|
|
|
|
if (intel_syntax && !alt)
|
|
|
|
|
break;
|
|
|
|
|
if ((prefixes & PREFIX_DATA) || (sizeflag & SUFFIX_ALWAYS))
|
|
|
|
|
{
|
|
|
|
|
if (sizeflag & DFLAG)
|
|
|
|
|
*obufp++ = intel_syntax ? 'd' : 'l';
|
|
|
|
|
else
|
|
|
|
|
*obufp++ = intel_syntax ? 'w' : 's';
|
|
|
|
|
used_prefixes |= (prefixes & PREFIX_DATA);
|
|
|
|
|
}
|
|
|
|
|
break;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
case 'E': /* For jcxz/jecxz */
|
2002-03-18 20:11:49 +00:00
|
|
|
|
if (mode_64bit)
|
|
|
|
|
{
|
|
|
|
|
if (sizeflag & AFLAG)
|
|
|
|
|
*obufp++ = 'r';
|
|
|
|
|
else
|
|
|
|
|
*obufp++ = 'e';
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
if (sizeflag & AFLAG)
|
|
|
|
|
*obufp++ = 'e';
|
2001-06-06 10:24:18 +00:00
|
|
|
|
used_prefixes |= (prefixes & PREFIX_ADDR);
|
|
|
|
|
break;
|
|
|
|
|
case 'F':
|
2003-02-06 01:48:41 +00:00
|
|
|
|
if (intel_syntax)
|
|
|
|
|
break;
|
2001-11-14 03:15:28 +00:00
|
|
|
|
if ((prefixes & PREFIX_ADDR) || (sizeflag & SUFFIX_ALWAYS))
|
2001-06-06 10:24:18 +00:00
|
|
|
|
{
|
|
|
|
|
if (sizeflag & AFLAG)
|
2002-03-18 20:11:49 +00:00
|
|
|
|
*obufp++ = mode_64bit ? 'q' : 'l';
|
2001-06-06 10:24:18 +00:00
|
|
|
|
else
|
2002-03-18 20:11:49 +00:00
|
|
|
|
*obufp++ = mode_64bit ? 'l' : 'w';
|
2001-06-06 10:24:18 +00:00
|
|
|
|
used_prefixes |= (prefixes & PREFIX_ADDR);
|
|
|
|
|
}
|
1999-05-03 07:29:11 +00:00
|
|
|
|
break;
|
2001-06-10 14:07:12 +00:00
|
|
|
|
case 'H':
|
2003-02-06 01:48:41 +00:00
|
|
|
|
if (intel_syntax)
|
|
|
|
|
break;
|
2001-06-10 14:07:12 +00:00
|
|
|
|
if ((prefixes & (PREFIX_CS | PREFIX_DS)) == PREFIX_CS
|
|
|
|
|
|| (prefixes & (PREFIX_CS | PREFIX_DS)) == PREFIX_DS)
|
|
|
|
|
{
|
|
|
|
|
used_prefixes |= prefixes & (PREFIX_CS | PREFIX_DS);
|
|
|
|
|
*obufp++ = ',';
|
|
|
|
|
*obufp++ = 'p';
|
|
|
|
|
if (prefixes & PREFIX_DS)
|
|
|
|
|
*obufp++ = 't';
|
|
|
|
|
else
|
|
|
|
|
*obufp++ = 'n';
|
|
|
|
|
}
|
|
|
|
|
break;
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
case 'J':
|
|
|
|
|
if (intel_syntax)
|
|
|
|
|
break;
|
|
|
|
|
*obufp++ = 'l';
|
|
|
|
|
break;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
case 'L':
|
2003-02-06 01:48:41 +00:00
|
|
|
|
if (intel_syntax)
|
|
|
|
|
break;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
if (sizeflag & SUFFIX_ALWAYS)
|
|
|
|
|
*obufp++ = 'l';
|
|
|
|
|
break;
|
|
|
|
|
case 'N':
|
|
|
|
|
if ((prefixes & PREFIX_FWAIT) == 0)
|
|
|
|
|
*obufp++ = 'n';
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
else
|
|
|
|
|
used_prefixes |= PREFIX_FWAIT;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
break;
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
case 'O':
|
|
|
|
|
USED_REX (REX_MODE64);
|
|
|
|
|
if (rex & REX_MODE64)
|
2001-06-11 13:25:07 +00:00
|
|
|
|
*obufp++ = 'o';
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
else
|
|
|
|
|
*obufp++ = 'd';
|
|
|
|
|
break;
|
2001-06-11 13:25:07 +00:00
|
|
|
|
case 'T':
|
2003-02-06 01:48:41 +00:00
|
|
|
|
if (intel_syntax)
|
|
|
|
|
break;
|
2001-06-11 13:25:07 +00:00
|
|
|
|
if (mode_64bit)
|
|
|
|
|
{
|
|
|
|
|
*obufp++ = 'q';
|
|
|
|
|
break;
|
|
|
|
|
}
|
2001-07-29 05:00:14 +00:00
|
|
|
|
/* Fall through. */
|
1999-05-03 07:29:11 +00:00
|
|
|
|
case 'P':
|
2003-02-06 01:48:41 +00:00
|
|
|
|
if (intel_syntax)
|
|
|
|
|
break;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
if ((prefixes & PREFIX_DATA)
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
|| (rex & REX_MODE64)
|
2001-11-14 03:15:28 +00:00
|
|
|
|
|| (sizeflag & SUFFIX_ALWAYS))
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
USED_REX (REX_MODE64);
|
|
|
|
|
if (rex & REX_MODE64)
|
|
|
|
|
*obufp++ = 'q';
|
2001-04-06 09:27:33 +00:00
|
|
|
|
else
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
{
|
|
|
|
|
if (sizeflag & DFLAG)
|
|
|
|
|
*obufp++ = 'l';
|
|
|
|
|
else
|
|
|
|
|
*obufp++ = 'w';
|
|
|
|
|
used_prefixes |= (prefixes & PREFIX_DATA);
|
|
|
|
|
}
|
1999-05-03 07:29:11 +00:00
|
|
|
|
}
|
|
|
|
|
break;
|
2001-06-11 13:25:07 +00:00
|
|
|
|
case 'U':
|
2003-02-06 01:48:41 +00:00
|
|
|
|
if (intel_syntax)
|
|
|
|
|
break;
|
2001-06-11 13:25:07 +00:00
|
|
|
|
if (mode_64bit)
|
|
|
|
|
{
|
|
|
|
|
*obufp++ = 'q';
|
|
|
|
|
break;
|
|
|
|
|
}
|
2001-07-29 05:00:14 +00:00
|
|
|
|
/* Fall through. */
|
1999-05-03 07:29:11 +00:00
|
|
|
|
case 'Q':
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
if (intel_syntax && !alt)
|
2003-02-06 01:48:41 +00:00
|
|
|
|
break;
|
2001-02-01 15:30:55 +00:00
|
|
|
|
USED_REX (REX_MODE64);
|
2001-11-14 03:15:28 +00:00
|
|
|
|
if (mod != 3 || (sizeflag & SUFFIX_ALWAYS))
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
if (rex & REX_MODE64)
|
|
|
|
|
*obufp++ = 'q';
|
1999-05-03 07:29:11 +00:00
|
|
|
|
else
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
{
|
|
|
|
|
if (sizeflag & DFLAG)
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
*obufp++ = intel_syntax ? 'd' : 'l';
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
else
|
|
|
|
|
*obufp++ = 'w';
|
|
|
|
|
used_prefixes |= (prefixes & PREFIX_DATA);
|
|
|
|
|
}
|
1999-05-03 07:29:11 +00:00
|
|
|
|
}
|
|
|
|
|
break;
|
|
|
|
|
case 'R':
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
USED_REX (REX_MODE64);
|
2003-02-06 01:48:41 +00:00
|
|
|
|
if (intel_syntax)
|
1999-05-13 06:00:30 +00:00
|
|
|
|
{
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
if (rex & REX_MODE64)
|
|
|
|
|
{
|
|
|
|
|
*obufp++ = 'q';
|
|
|
|
|
*obufp++ = 't';
|
|
|
|
|
}
|
|
|
|
|
else if (sizeflag & DFLAG)
|
1999-05-13 06:00:30 +00:00
|
|
|
|
{
|
|
|
|
|
*obufp++ = 'd';
|
|
|
|
|
*obufp++ = 'q';
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
*obufp++ = 'w';
|
|
|
|
|
*obufp++ = 'd';
|
|
|
|
|
}
|
|
|
|
|
}
|
1999-05-03 07:29:11 +00:00
|
|
|
|
else
|
1999-05-13 06:00:30 +00:00
|
|
|
|
{
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
if (rex & REX_MODE64)
|
|
|
|
|
*obufp++ = 'q';
|
|
|
|
|
else if (sizeflag & DFLAG)
|
1999-05-13 06:00:30 +00:00
|
|
|
|
*obufp++ = 'l';
|
|
|
|
|
else
|
|
|
|
|
*obufp++ = 'w';
|
|
|
|
|
}
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
if (!(rex & REX_MODE64))
|
|
|
|
|
used_prefixes |= (prefixes & PREFIX_DATA);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
break;
|
|
|
|
|
case 'S':
|
2003-02-06 01:48:41 +00:00
|
|
|
|
if (intel_syntax)
|
|
|
|
|
break;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
if (sizeflag & SUFFIX_ALWAYS)
|
|
|
|
|
{
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
if (rex & REX_MODE64)
|
|
|
|
|
*obufp++ = 'q';
|
1999-05-03 07:29:11 +00:00
|
|
|
|
else
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
{
|
|
|
|
|
if (sizeflag & DFLAG)
|
|
|
|
|
*obufp++ = 'l';
|
|
|
|
|
else
|
|
|
|
|
*obufp++ = 'w';
|
|
|
|
|
used_prefixes |= (prefixes & PREFIX_DATA);
|
|
|
|
|
}
|
1999-05-03 07:29:11 +00:00
|
|
|
|
}
|
|
|
|
|
break;
|
2001-01-10 14:14:25 +00:00
|
|
|
|
case 'X':
|
|
|
|
|
if (prefixes & PREFIX_DATA)
|
|
|
|
|
*obufp++ = 'd';
|
|
|
|
|
else
|
|
|
|
|
*obufp++ = 's';
|
2003-02-06 01:48:41 +00:00
|
|
|
|
used_prefixes |= (prefixes & PREFIX_DATA);
|
2001-01-10 14:14:25 +00:00
|
|
|
|
break;
|
2001-02-12 16:42:49 +00:00
|
|
|
|
case 'Y':
|
2003-02-06 01:48:41 +00:00
|
|
|
|
if (intel_syntax)
|
|
|
|
|
break;
|
2001-02-12 16:42:49 +00:00
|
|
|
|
if (rex & REX_MODE64)
|
|
|
|
|
{
|
|
|
|
|
USED_REX (REX_MODE64);
|
|
|
|
|
*obufp++ = 'q';
|
|
|
|
|
}
|
|
|
|
|
break;
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
/* implicit operand size 'l' for i386 or 'q' for x86-64 */
|
1999-05-03 07:29:11 +00:00
|
|
|
|
case 'W':
|
|
|
|
|
/* operand size flag for cwtl, cbtw */
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
USED_REX (0);
|
|
|
|
|
if (rex)
|
|
|
|
|
*obufp++ = 'l';
|
|
|
|
|
else if (sizeflag & DFLAG)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
*obufp++ = 'w';
|
|
|
|
|
else
|
|
|
|
|
*obufp++ = 'b';
|
2003-02-06 01:48:41 +00:00
|
|
|
|
if (intel_syntax)
|
1999-05-13 06:00:30 +00:00
|
|
|
|
{
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
if (rex)
|
|
|
|
|
{
|
|
|
|
|
*obufp++ = 'q';
|
|
|
|
|
*obufp++ = 'e';
|
|
|
|
|
}
|
1999-05-13 06:00:30 +00:00
|
|
|
|
if (sizeflag & DFLAG)
|
|
|
|
|
{
|
|
|
|
|
*obufp++ = 'd';
|
|
|
|
|
*obufp++ = 'e';
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
*obufp++ = 'w';
|
|
|
|
|
}
|
|
|
|
|
}
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
if (!rex)
|
|
|
|
|
used_prefixes |= (prefixes & PREFIX_DATA);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
break;
|
|
|
|
|
}
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
alt = 0;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
}
|
|
|
|
|
*obufp = 0;
|
2001-06-11 13:25:07 +00:00
|
|
|
|
return 0;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
oappend (const char *s)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
|
|
|
|
strcpy (obufp, s);
|
|
|
|
|
obufp += strlen (s);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
append_seg (void)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
|
|
|
|
if (prefixes & PREFIX_CS)
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
{
|
|
|
|
|
used_prefixes |= PREFIX_CS;
|
2001-07-28 07:13:34 +00:00
|
|
|
|
oappend ("%cs:" + intel_syntax);
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
}
|
1999-05-03 07:29:11 +00:00
|
|
|
|
if (prefixes & PREFIX_DS)
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
{
|
|
|
|
|
used_prefixes |= PREFIX_DS;
|
2001-07-28 07:13:34 +00:00
|
|
|
|
oappend ("%ds:" + intel_syntax);
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
}
|
1999-05-03 07:29:11 +00:00
|
|
|
|
if (prefixes & PREFIX_SS)
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
{
|
|
|
|
|
used_prefixes |= PREFIX_SS;
|
2001-07-28 07:13:34 +00:00
|
|
|
|
oappend ("%ss:" + intel_syntax);
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
}
|
1999-05-03 07:29:11 +00:00
|
|
|
|
if (prefixes & PREFIX_ES)
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
{
|
|
|
|
|
used_prefixes |= PREFIX_ES;
|
2001-07-28 07:13:34 +00:00
|
|
|
|
oappend ("%es:" + intel_syntax);
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
}
|
1999-05-03 07:29:11 +00:00
|
|
|
|
if (prefixes & PREFIX_FS)
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
{
|
|
|
|
|
used_prefixes |= PREFIX_FS;
|
2001-07-28 07:13:34 +00:00
|
|
|
|
oappend ("%fs:" + intel_syntax);
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
}
|
1999-05-03 07:29:11 +00:00
|
|
|
|
if (prefixes & PREFIX_GS)
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
{
|
|
|
|
|
used_prefixes |= PREFIX_GS;
|
2001-07-28 07:13:34 +00:00
|
|
|
|
oappend ("%gs:" + intel_syntax);
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
}
|
1999-05-03 07:29:11 +00:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
OP_indirE (int bytemode, int sizeflag)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
|
|
|
|
if (!intel_syntax)
|
|
|
|
|
oappend ("*");
|
|
|
|
|
OP_E (bytemode, sizeflag);
|
|
|
|
|
}
|
|
|
|
|
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
print_operand_value (char *buf, int hex, bfd_vma disp)
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
{
|
|
|
|
|
if (mode_64bit)
|
|
|
|
|
{
|
|
|
|
|
if (hex)
|
|
|
|
|
{
|
|
|
|
|
char tmp[30];
|
|
|
|
|
int i;
|
|
|
|
|
buf[0] = '0';
|
|
|
|
|
buf[1] = 'x';
|
|
|
|
|
sprintf_vma (tmp, disp);
|
2001-07-29 05:00:14 +00:00
|
|
|
|
for (i = 0; tmp[i] == '0' && tmp[i + 1]; i++);
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
strcpy (buf + 2, tmp + i);
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
bfd_signed_vma v = disp;
|
|
|
|
|
char tmp[30];
|
|
|
|
|
int i;
|
|
|
|
|
if (v < 0)
|
|
|
|
|
{
|
|
|
|
|
*(buf++) = '-';
|
|
|
|
|
v = -disp;
|
2001-07-29 05:00:14 +00:00
|
|
|
|
/* Check for possible overflow on 0x8000000000000000. */
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
if (v < 0)
|
|
|
|
|
{
|
|
|
|
|
strcpy (buf, "9223372036854775808");
|
|
|
|
|
return;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
if (!v)
|
|
|
|
|
{
|
|
|
|
|
strcpy (buf, "0");
|
|
|
|
|
return;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
i = 0;
|
|
|
|
|
tmp[29] = 0;
|
|
|
|
|
while (v)
|
|
|
|
|
{
|
2001-07-29 05:00:14 +00:00
|
|
|
|
tmp[28 - i] = (v % 10) + '0';
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
v /= 10;
|
|
|
|
|
i++;
|
|
|
|
|
}
|
|
|
|
|
strcpy (buf, tmp + 29 - i);
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
if (hex)
|
|
|
|
|
sprintf (buf, "0x%x", (unsigned int) disp);
|
|
|
|
|
else
|
|
|
|
|
sprintf (buf, "%d", (int) disp);
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
1999-05-03 07:29:11 +00:00
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
OP_E (int bytemode, int sizeflag)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
bfd_vma disp;
|
|
|
|
|
int add = 0;
|
|
|
|
|
int riprel = 0;
|
|
|
|
|
USED_REX (REX_EXTZ);
|
|
|
|
|
if (rex & REX_EXTZ)
|
|
|
|
|
add += 8;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
|
2001-07-29 05:00:14 +00:00
|
|
|
|
/* Skip mod/rm byte. */
|
2001-05-12 12:07:10 +00:00
|
|
|
|
MODRM_CHECK;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
codep++;
|
|
|
|
|
|
|
|
|
|
if (mod == 3)
|
|
|
|
|
{
|
|
|
|
|
switch (bytemode)
|
|
|
|
|
{
|
|
|
|
|
case b_mode:
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
USED_REX (0);
|
|
|
|
|
if (rex)
|
|
|
|
|
oappend (names8rex[rm + add]);
|
|
|
|
|
else
|
|
|
|
|
oappend (names8[rm + add]);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
break;
|
|
|
|
|
case w_mode:
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
oappend (names16[rm + add]);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
break;
|
1999-05-17 08:35:42 +00:00
|
|
|
|
case d_mode:
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
oappend (names32[rm + add]);
|
|
|
|
|
break;
|
|
|
|
|
case q_mode:
|
|
|
|
|
oappend (names64[rm + add]);
|
|
|
|
|
break;
|
|
|
|
|
case m_mode:
|
|
|
|
|
if (mode_64bit)
|
|
|
|
|
oappend (names64[rm + add]);
|
|
|
|
|
else
|
|
|
|
|
oappend (names32[rm + add]);
|
1999-05-17 08:35:42 +00:00
|
|
|
|
break;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
case v_mode:
|
2003-02-06 01:48:41 +00:00
|
|
|
|
case dq_mode:
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
case dqw_mode:
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
USED_REX (REX_MODE64);
|
|
|
|
|
if (rex & REX_MODE64)
|
|
|
|
|
oappend (names64[rm + add]);
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
else if ((sizeflag & DFLAG) || bytemode != v_mode)
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
oappend (names32[rm + add]);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
else
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
oappend (names16[rm + add]);
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
used_prefixes |= (prefixes & PREFIX_DATA);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
break;
|
1999-05-17 08:35:42 +00:00
|
|
|
|
case 0:
|
1999-05-13 06:00:30 +00:00
|
|
|
|
break;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
default:
|
1999-05-13 06:00:30 +00:00
|
|
|
|
oappend (INTERNAL_DISASSEMBLER_ERROR);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
return;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
disp = 0;
|
|
|
|
|
append_seg ();
|
|
|
|
|
|
2002-03-18 20:11:49 +00:00
|
|
|
|
if ((sizeflag & AFLAG) || mode_64bit) /* 32 bit address mode */
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
|
|
|
|
int havesib;
|
|
|
|
|
int havebase;
|
|
|
|
|
int base;
|
|
|
|
|
int index = 0;
|
|
|
|
|
int scale = 0;
|
|
|
|
|
|
|
|
|
|
havesib = 0;
|
|
|
|
|
havebase = 1;
|
|
|
|
|
base = rm;
|
|
|
|
|
|
|
|
|
|
if (base == 4)
|
|
|
|
|
{
|
|
|
|
|
havesib = 1;
|
|
|
|
|
FETCH_DATA (the_info, codep + 1);
|
|
|
|
|
index = (*codep >> 3) & 7;
|
2005-01-12 19:40:20 +00:00
|
|
|
|
if (mode_64bit || index != 0x4)
|
|
|
|
|
/* When INDEX == 0x4 in 32 bit mode, SCALE is ignored. */
|
2005-01-12 19:12:52 +00:00
|
|
|
|
scale = (*codep >> 6) & 3;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
base = *codep & 7;
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
USED_REX (REX_EXTY);
|
|
|
|
|
USED_REX (REX_EXTZ);
|
|
|
|
|
if (rex & REX_EXTY)
|
|
|
|
|
index += 8;
|
|
|
|
|
if (rex & REX_EXTZ)
|
|
|
|
|
base += 8;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
codep++;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
switch (mod)
|
|
|
|
|
{
|
|
|
|
|
case 0:
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
if ((base & 7) == 5)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
|
|
|
|
havebase = 0;
|
2004-07-21 16:09:43 +00:00
|
|
|
|
if (mode_64bit && !havesib)
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
riprel = 1;
|
|
|
|
|
disp = get32s ();
|
1999-05-03 07:29:11 +00:00
|
|
|
|
}
|
|
|
|
|
break;
|
|
|
|
|
case 1:
|
|
|
|
|
FETCH_DATA (the_info, codep + 1);
|
|
|
|
|
disp = *codep++;
|
|
|
|
|
if ((disp & 0x80) != 0)
|
|
|
|
|
disp -= 0x100;
|
|
|
|
|
break;
|
|
|
|
|
case 2:
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
disp = get32s ();
|
1999-05-03 07:29:11 +00:00
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
if (!intel_syntax)
|
2003-02-06 01:48:41 +00:00
|
|
|
|
if (mod != 0 || (base & 7) == 5)
|
|
|
|
|
{
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
print_operand_value (scratchbuf, !riprel, disp);
|
2003-02-06 01:48:41 +00:00
|
|
|
|
oappend (scratchbuf);
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
if (riprel)
|
|
|
|
|
{
|
|
|
|
|
set_op (disp, 1);
|
|
|
|
|
oappend ("(%rip)");
|
|
|
|
|
}
|
2003-02-06 01:48:41 +00:00
|
|
|
|
}
|
1999-05-17 08:35:42 +00:00
|
|
|
|
|
1999-05-03 07:29:11 +00:00
|
|
|
|
if (havebase || (havesib && (index != 4 || scale != 0)))
|
|
|
|
|
{
|
2003-02-06 01:48:41 +00:00
|
|
|
|
if (intel_syntax)
|
|
|
|
|
{
|
|
|
|
|
switch (bytemode)
|
|
|
|
|
{
|
|
|
|
|
case b_mode:
|
|
|
|
|
oappend ("BYTE PTR ");
|
|
|
|
|
break;
|
|
|
|
|
case w_mode:
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
case dqw_mode:
|
2003-02-06 01:48:41 +00:00
|
|
|
|
oappend ("WORD PTR ");
|
|
|
|
|
break;
|
|
|
|
|
case v_mode:
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
case dq_mode:
|
|
|
|
|
USED_REX (REX_MODE64);
|
|
|
|
|
if (rex & REX_MODE64)
|
|
|
|
|
oappend ("QWORD PTR ");
|
|
|
|
|
else if ((sizeflag & DFLAG) || bytemode == dq_mode)
|
2004-06-23 15:06:58 +00:00
|
|
|
|
oappend ("DWORD PTR ");
|
|
|
|
|
else
|
|
|
|
|
oappend ("WORD PTR ");
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
used_prefixes |= (prefixes & PREFIX_DATA);
|
2003-02-06 01:48:41 +00:00
|
|
|
|
break;
|
|
|
|
|
case d_mode:
|
2004-06-23 15:06:58 +00:00
|
|
|
|
oappend ("DWORD PTR ");
|
|
|
|
|
break;
|
|
|
|
|
case q_mode:
|
2003-02-06 01:48:41 +00:00
|
|
|
|
oappend ("QWORD PTR ");
|
|
|
|
|
break;
|
|
|
|
|
case m_mode:
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
if (mode_64bit)
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
oappend ("QWORD PTR ");
|
|
|
|
|
else
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
oappend ("DWORD PTR ");
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
break;
|
|
|
|
|
case f_mode:
|
|
|
|
|
if (sizeflag & DFLAG)
|
|
|
|
|
{
|
|
|
|
|
used_prefixes |= (prefixes & PREFIX_DATA);
|
|
|
|
|
oappend ("FWORD PTR ");
|
|
|
|
|
}
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
else
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
oappend ("DWORD PTR ");
|
|
|
|
|
break;
|
|
|
|
|
case t_mode:
|
|
|
|
|
oappend ("TBYTE PTR ");
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
break;
|
2003-02-06 01:48:41 +00:00
|
|
|
|
case x_mode:
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
oappend ("XMMWORD PTR ");
|
2003-02-06 01:48:41 +00:00
|
|
|
|
break;
|
|
|
|
|
default:
|
|
|
|
|
break;
|
|
|
|
|
}
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
}
|
1999-05-03 07:29:11 +00:00
|
|
|
|
*obufp++ = open_char;
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
if (intel_syntax && riprel)
|
|
|
|
|
oappend ("rip + ");
|
2003-02-06 01:48:41 +00:00
|
|
|
|
*obufp = '\0';
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
USED_REX (REX_EXTZ);
|
|
|
|
|
if (!havesib && (rex & REX_EXTZ))
|
|
|
|
|
base += 8;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
if (havebase)
|
2002-03-18 20:11:49 +00:00
|
|
|
|
oappend (mode_64bit && (sizeflag & AFLAG)
|
|
|
|
|
? names64[base] : names32[base]);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
if (havesib)
|
|
|
|
|
{
|
|
|
|
|
if (index != 4)
|
|
|
|
|
{
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
if (!intel_syntax || havebase)
|
2003-02-06 01:48:41 +00:00
|
|
|
|
{
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
*obufp++ = separator_char;
|
|
|
|
|
*obufp = '\0';
|
2003-02-06 01:48:41 +00:00
|
|
|
|
}
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
oappend (mode_64bit && (sizeflag & AFLAG)
|
|
|
|
|
? names64[index] : names32[index]);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
}
|
2004-01-18 23:12:47 +00:00
|
|
|
|
if (scale != 0 || (!intel_syntax && index != 4))
|
2003-02-06 01:48:41 +00:00
|
|
|
|
{
|
|
|
|
|
*obufp++ = scale_char;
|
|
|
|
|
*obufp = '\0';
|
|
|
|
|
sprintf (scratchbuf, "%d", 1 << scale);
|
|
|
|
|
oappend (scratchbuf);
|
|
|
|
|
}
|
1999-05-03 07:29:11 +00:00
|
|
|
|
}
|
2003-02-06 01:48:41 +00:00
|
|
|
|
if (intel_syntax)
|
|
|
|
|
if (mod != 0 || (base & 7) == 5)
|
|
|
|
|
{
|
2001-07-29 05:00:14 +00:00
|
|
|
|
/* Don't print zero displacements. */
|
2003-02-06 01:48:41 +00:00
|
|
|
|
if (disp != 0)
|
|
|
|
|
{
|
2001-07-28 07:13:34 +00:00
|
|
|
|
if ((bfd_signed_vma) disp > 0)
|
|
|
|
|
{
|
|
|
|
|
*obufp++ = '+';
|
|
|
|
|
*obufp = '\0';
|
|
|
|
|
}
|
|
|
|
|
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
print_operand_value (scratchbuf, 0, disp);
|
2003-02-06 01:48:41 +00:00
|
|
|
|
oappend (scratchbuf);
|
|
|
|
|
}
|
|
|
|
|
}
|
1999-05-03 07:29:11 +00:00
|
|
|
|
|
|
|
|
|
*obufp++ = close_char;
|
2003-02-06 01:48:41 +00:00
|
|
|
|
*obufp = '\0';
|
1999-05-03 07:29:11 +00:00
|
|
|
|
}
|
|
|
|
|
else if (intel_syntax)
|
2003-02-06 01:48:41 +00:00
|
|
|
|
{
|
|
|
|
|
if (mod != 0 || (base & 7) == 5)
|
|
|
|
|
{
|
1999-05-03 07:29:11 +00:00
|
|
|
|
if (prefixes & (PREFIX_CS | PREFIX_SS | PREFIX_DS
|
|
|
|
|
| PREFIX_ES | PREFIX_FS | PREFIX_GS))
|
|
|
|
|
;
|
|
|
|
|
else
|
|
|
|
|
{
|
2001-07-28 07:13:34 +00:00
|
|
|
|
oappend (names_seg[ds_reg - es_reg]);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
oappend (":");
|
|
|
|
|
}
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
print_operand_value (scratchbuf, 1, disp);
|
2003-02-06 01:48:41 +00:00
|
|
|
|
oappend (scratchbuf);
|
|
|
|
|
}
|
|
|
|
|
}
|
1999-05-03 07:29:11 +00:00
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{ /* 16 bit address mode */
|
|
|
|
|
switch (mod)
|
|
|
|
|
{
|
|
|
|
|
case 0:
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
if ((rm & 7) == 6)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
|
|
|
|
disp = get16 ();
|
|
|
|
|
if ((disp & 0x8000) != 0)
|
|
|
|
|
disp -= 0x10000;
|
|
|
|
|
}
|
|
|
|
|
break;
|
|
|
|
|
case 1:
|
|
|
|
|
FETCH_DATA (the_info, codep + 1);
|
|
|
|
|
disp = *codep++;
|
|
|
|
|
if ((disp & 0x80) != 0)
|
|
|
|
|
disp -= 0x100;
|
|
|
|
|
break;
|
|
|
|
|
case 2:
|
|
|
|
|
disp = get16 ();
|
|
|
|
|
if ((disp & 0x8000) != 0)
|
|
|
|
|
disp -= 0x10000;
|
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
if (!intel_syntax)
|
2003-02-06 01:48:41 +00:00
|
|
|
|
if (mod != 0 || (rm & 7) == 6)
|
|
|
|
|
{
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
print_operand_value (scratchbuf, 0, disp);
|
2003-02-06 01:48:41 +00:00
|
|
|
|
oappend (scratchbuf);
|
|
|
|
|
}
|
1999-05-03 07:29:11 +00:00
|
|
|
|
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
if (mod != 0 || (rm & 7) != 6)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
|
|
|
|
*obufp++ = open_char;
|
2003-02-06 01:48:41 +00:00
|
|
|
|
*obufp = '\0';
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
oappend (index16[rm + add]);
|
2003-02-06 01:48:41 +00:00
|
|
|
|
*obufp++ = close_char;
|
|
|
|
|
*obufp = '\0';
|
1999-05-03 07:29:11 +00:00
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
OP_G (int bytemode, int sizeflag)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
int add = 0;
|
|
|
|
|
USED_REX (REX_EXTX);
|
|
|
|
|
if (rex & REX_EXTX)
|
|
|
|
|
add += 8;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
switch (bytemode)
|
|
|
|
|
{
|
|
|
|
|
case b_mode:
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
USED_REX (0);
|
|
|
|
|
if (rex)
|
|
|
|
|
oappend (names8rex[reg + add]);
|
|
|
|
|
else
|
|
|
|
|
oappend (names8[reg + add]);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
break;
|
|
|
|
|
case w_mode:
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
oappend (names16[reg + add]);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
break;
|
|
|
|
|
case d_mode:
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
oappend (names32[reg + add]);
|
|
|
|
|
break;
|
|
|
|
|
case q_mode:
|
|
|
|
|
oappend (names64[reg + add]);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
break;
|
|
|
|
|
case v_mode:
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
case dq_mode:
|
|
|
|
|
case dqw_mode:
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
USED_REX (REX_MODE64);
|
|
|
|
|
if (rex & REX_MODE64)
|
|
|
|
|
oappend (names64[reg + add]);
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
else if ((sizeflag & DFLAG) || bytemode != v_mode)
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
oappend (names32[reg + add]);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
else
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
oappend (names16[reg + add]);
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
used_prefixes |= (prefixes & PREFIX_DATA);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
break;
|
|
|
|
|
default:
|
|
|
|
|
oappend (INTERNAL_DISASSEMBLER_ERROR);
|
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
static bfd_vma
|
2003-09-14 15:16:57 +00:00
|
|
|
|
get64 (void)
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
{
|
2001-06-10 14:07:12 +00:00
|
|
|
|
bfd_vma x;
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
#ifdef BFD64
|
2001-06-10 14:07:12 +00:00
|
|
|
|
unsigned int a;
|
|
|
|
|
unsigned int b;
|
|
|
|
|
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
FETCH_DATA (the_info, codep + 8);
|
|
|
|
|
a = *codep++ & 0xff;
|
|
|
|
|
a |= (*codep++ & 0xff) << 8;
|
|
|
|
|
a |= (*codep++ & 0xff) << 16;
|
|
|
|
|
a |= (*codep++ & 0xff) << 24;
|
2001-06-10 14:07:12 +00:00
|
|
|
|
b = *codep++ & 0xff;
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
b |= (*codep++ & 0xff) << 8;
|
|
|
|
|
b |= (*codep++ & 0xff) << 16;
|
|
|
|
|
b |= (*codep++ & 0xff) << 24;
|
|
|
|
|
x = a + ((bfd_vma) b << 32);
|
|
|
|
|
#else
|
2001-07-29 05:00:14 +00:00
|
|
|
|
abort ();
|
2001-06-10 14:07:12 +00:00
|
|
|
|
x = 0;
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
#endif
|
|
|
|
|
return x;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static bfd_signed_vma
|
2003-09-14 15:16:57 +00:00
|
|
|
|
get32 (void)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
bfd_signed_vma x = 0;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
|
|
|
|
|
FETCH_DATA (the_info, codep + 4);
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
x = *codep++ & (bfd_signed_vma) 0xff;
|
|
|
|
|
x |= (*codep++ & (bfd_signed_vma) 0xff) << 8;
|
|
|
|
|
x |= (*codep++ & (bfd_signed_vma) 0xff) << 16;
|
|
|
|
|
x |= (*codep++ & (bfd_signed_vma) 0xff) << 24;
|
|
|
|
|
return x;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static bfd_signed_vma
|
2003-09-14 15:16:57 +00:00
|
|
|
|
get32s (void)
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
{
|
|
|
|
|
bfd_signed_vma x = 0;
|
|
|
|
|
|
|
|
|
|
FETCH_DATA (the_info, codep + 4);
|
|
|
|
|
x = *codep++ & (bfd_signed_vma) 0xff;
|
|
|
|
|
x |= (*codep++ & (bfd_signed_vma) 0xff) << 8;
|
|
|
|
|
x |= (*codep++ & (bfd_signed_vma) 0xff) << 16;
|
|
|
|
|
x |= (*codep++ & (bfd_signed_vma) 0xff) << 24;
|
|
|
|
|
|
|
|
|
|
x = (x ^ ((bfd_signed_vma) 1 << 31)) - ((bfd_signed_vma) 1 << 31);
|
|
|
|
|
|
1999-05-03 07:29:11 +00:00
|
|
|
|
return x;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static int
|
2003-09-14 15:16:57 +00:00
|
|
|
|
get16 (void)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
|
|
|
|
int x = 0;
|
|
|
|
|
|
|
|
|
|
FETCH_DATA (the_info, codep + 2);
|
|
|
|
|
x = *codep++ & 0xff;
|
|
|
|
|
x |= (*codep++ & 0xff) << 8;
|
|
|
|
|
return x;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
set_op (bfd_vma op, int riprel)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
|
|
|
|
op_index[op_ad] = op_ad;
|
2001-07-09 14:22:11 +00:00
|
|
|
|
if (mode_64bit)
|
|
|
|
|
{
|
|
|
|
|
op_address[op_ad] = op;
|
|
|
|
|
op_riprel[op_ad] = riprel;
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
/* Mask to get a 32-bit address. */
|
|
|
|
|
op_address[op_ad] = op & 0xffffffff;
|
|
|
|
|
op_riprel[op_ad] = riprel & 0xffffffff;
|
|
|
|
|
}
|
1999-05-03 07:29:11 +00:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
OP_REG (int code, int sizeflag)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
1999-05-17 08:35:42 +00:00
|
|
|
|
const char *s;
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
int add = 0;
|
|
|
|
|
USED_REX (REX_EXTZ);
|
|
|
|
|
if (rex & REX_EXTZ)
|
|
|
|
|
add = 8;
|
|
|
|
|
|
|
|
|
|
switch (code)
|
|
|
|
|
{
|
|
|
|
|
case indir_dx_reg:
|
2001-07-28 07:13:34 +00:00
|
|
|
|
if (intel_syntax)
|
2003-02-06 01:48:41 +00:00
|
|
|
|
s = "[dx]";
|
2001-07-28 07:13:34 +00:00
|
|
|
|
else
|
2003-02-06 01:48:41 +00:00
|
|
|
|
s = "(%dx)";
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
break;
|
|
|
|
|
case ax_reg: case cx_reg: case dx_reg: case bx_reg:
|
|
|
|
|
case sp_reg: case bp_reg: case si_reg: case di_reg:
|
|
|
|
|
s = names16[code - ax_reg + add];
|
|
|
|
|
break;
|
|
|
|
|
case es_reg: case ss_reg: case cs_reg:
|
|
|
|
|
case ds_reg: case fs_reg: case gs_reg:
|
|
|
|
|
s = names_seg[code - es_reg + add];
|
|
|
|
|
break;
|
|
|
|
|
case al_reg: case ah_reg: case cl_reg: case ch_reg:
|
|
|
|
|
case dl_reg: case dh_reg: case bl_reg: case bh_reg:
|
|
|
|
|
USED_REX (0);
|
|
|
|
|
if (rex)
|
|
|
|
|
s = names8rex[code - al_reg + add];
|
|
|
|
|
else
|
|
|
|
|
s = names8[code - al_reg];
|
|
|
|
|
break;
|
2001-06-11 13:25:07 +00:00
|
|
|
|
case rAX_reg: case rCX_reg: case rDX_reg: case rBX_reg:
|
|
|
|
|
case rSP_reg: case rBP_reg: case rSI_reg: case rDI_reg:
|
|
|
|
|
if (mode_64bit)
|
|
|
|
|
{
|
|
|
|
|
s = names64[code - rAX_reg + add];
|
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
code += eAX_reg - rAX_reg;
|
2001-07-29 05:00:14 +00:00
|
|
|
|
/* Fall through. */
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
case eAX_reg: case eCX_reg: case eDX_reg: case eBX_reg:
|
|
|
|
|
case eSP_reg: case eBP_reg: case eSI_reg: case eDI_reg:
|
|
|
|
|
USED_REX (REX_MODE64);
|
|
|
|
|
if (rex & REX_MODE64)
|
|
|
|
|
s = names64[code - eAX_reg + add];
|
|
|
|
|
else if (sizeflag & DFLAG)
|
|
|
|
|
s = names32[code - eAX_reg + add];
|
|
|
|
|
else
|
|
|
|
|
s = names16[code - eAX_reg + add];
|
|
|
|
|
used_prefixes |= (prefixes & PREFIX_DATA);
|
|
|
|
|
break;
|
|
|
|
|
default:
|
|
|
|
|
s = INTERNAL_DISASSEMBLER_ERROR;
|
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
oappend (s);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
OP_IMREG (int code, int sizeflag)
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
{
|
|
|
|
|
const char *s;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
|
|
|
|
|
switch (code)
|
|
|
|
|
{
|
|
|
|
|
case indir_dx_reg:
|
2001-07-28 07:13:34 +00:00
|
|
|
|
if (intel_syntax)
|
2003-02-06 01:48:41 +00:00
|
|
|
|
s = "[dx]";
|
2001-07-28 07:13:34 +00:00
|
|
|
|
else
|
2003-02-06 01:48:41 +00:00
|
|
|
|
s = "(%dx)";
|
1999-05-03 07:29:11 +00:00
|
|
|
|
break;
|
|
|
|
|
case ax_reg: case cx_reg: case dx_reg: case bx_reg:
|
|
|
|
|
case sp_reg: case bp_reg: case si_reg: case di_reg:
|
|
|
|
|
s = names16[code - ax_reg];
|
|
|
|
|
break;
|
|
|
|
|
case es_reg: case ss_reg: case cs_reg:
|
|
|
|
|
case ds_reg: case fs_reg: case gs_reg:
|
|
|
|
|
s = names_seg[code - es_reg];
|
|
|
|
|
break;
|
|
|
|
|
case al_reg: case ah_reg: case cl_reg: case ch_reg:
|
|
|
|
|
case dl_reg: case dh_reg: case bl_reg: case bh_reg:
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
USED_REX (0);
|
|
|
|
|
if (rex)
|
|
|
|
|
s = names8rex[code - al_reg];
|
|
|
|
|
else
|
|
|
|
|
s = names8[code - al_reg];
|
1999-05-03 07:29:11 +00:00
|
|
|
|
break;
|
|
|
|
|
case eAX_reg: case eCX_reg: case eDX_reg: case eBX_reg:
|
|
|
|
|
case eSP_reg: case eBP_reg: case eSI_reg: case eDI_reg:
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
USED_REX (REX_MODE64);
|
|
|
|
|
if (rex & REX_MODE64)
|
|
|
|
|
s = names64[code - eAX_reg];
|
|
|
|
|
else if (sizeflag & DFLAG)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
s = names32[code - eAX_reg];
|
|
|
|
|
else
|
|
|
|
|
s = names16[code - eAX_reg];
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
used_prefixes |= (prefixes & PREFIX_DATA);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
break;
|
|
|
|
|
default:
|
|
|
|
|
s = INTERNAL_DISASSEMBLER_ERROR;
|
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
oappend (s);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
OP_I (int bytemode, int sizeflag)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
bfd_signed_vma op;
|
|
|
|
|
bfd_signed_vma mask = -1;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
|
|
|
|
|
switch (bytemode)
|
|
|
|
|
{
|
|
|
|
|
case b_mode:
|
|
|
|
|
FETCH_DATA (the_info, codep + 1);
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
op = *codep++;
|
|
|
|
|
mask = 0xff;
|
|
|
|
|
break;
|
|
|
|
|
case q_mode:
|
2001-06-11 13:25:07 +00:00
|
|
|
|
if (mode_64bit)
|
|
|
|
|
{
|
|
|
|
|
op = get32s ();
|
|
|
|
|
break;
|
|
|
|
|
}
|
2001-07-29 05:00:14 +00:00
|
|
|
|
/* Fall through. */
|
1999-05-03 07:29:11 +00:00
|
|
|
|
case v_mode:
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
USED_REX (REX_MODE64);
|
|
|
|
|
if (rex & REX_MODE64)
|
|
|
|
|
op = get32s ();
|
|
|
|
|
else if (sizeflag & DFLAG)
|
|
|
|
|
{
|
|
|
|
|
op = get32 ();
|
|
|
|
|
mask = 0xffffffff;
|
|
|
|
|
}
|
1999-05-03 07:29:11 +00:00
|
|
|
|
else
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
{
|
|
|
|
|
op = get16 ();
|
|
|
|
|
mask = 0xfffff;
|
|
|
|
|
}
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
used_prefixes |= (prefixes & PREFIX_DATA);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
break;
|
|
|
|
|
case w_mode:
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
mask = 0xfffff;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
op = get16 ();
|
|
|
|
|
break;
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
case const_1_mode:
|
|
|
|
|
if (intel_syntax)
|
|
|
|
|
oappend ("1");
|
|
|
|
|
return;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
default:
|
|
|
|
|
oappend (INTERNAL_DISASSEMBLER_ERROR);
|
|
|
|
|
return;
|
|
|
|
|
}
|
|
|
|
|
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
op &= mask;
|
|
|
|
|
scratchbuf[0] = '$';
|
2001-07-28 07:13:34 +00:00
|
|
|
|
print_operand_value (scratchbuf + 1, 1, op);
|
|
|
|
|
oappend (scratchbuf + intel_syntax);
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
scratchbuf[0] = '\0';
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
OP_I64 (int bytemode, int sizeflag)
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
{
|
|
|
|
|
bfd_signed_vma op;
|
|
|
|
|
bfd_signed_vma mask = -1;
|
|
|
|
|
|
2001-06-11 13:25:07 +00:00
|
|
|
|
if (!mode_64bit)
|
|
|
|
|
{
|
|
|
|
|
OP_I (bytemode, sizeflag);
|
|
|
|
|
return;
|
|
|
|
|
}
|
|
|
|
|
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
switch (bytemode)
|
|
|
|
|
{
|
|
|
|
|
case b_mode:
|
|
|
|
|
FETCH_DATA (the_info, codep + 1);
|
|
|
|
|
op = *codep++;
|
|
|
|
|
mask = 0xff;
|
|
|
|
|
break;
|
|
|
|
|
case v_mode:
|
|
|
|
|
USED_REX (REX_MODE64);
|
|
|
|
|
if (rex & REX_MODE64)
|
|
|
|
|
op = get64 ();
|
|
|
|
|
else if (sizeflag & DFLAG)
|
|
|
|
|
{
|
|
|
|
|
op = get32 ();
|
|
|
|
|
mask = 0xffffffff;
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
op = get16 ();
|
|
|
|
|
mask = 0xfffff;
|
|
|
|
|
}
|
|
|
|
|
used_prefixes |= (prefixes & PREFIX_DATA);
|
|
|
|
|
break;
|
|
|
|
|
case w_mode:
|
|
|
|
|
mask = 0xfffff;
|
|
|
|
|
op = get16 ();
|
|
|
|
|
break;
|
|
|
|
|
default:
|
|
|
|
|
oappend (INTERNAL_DISASSEMBLER_ERROR);
|
|
|
|
|
return;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
op &= mask;
|
|
|
|
|
scratchbuf[0] = '$';
|
2001-07-28 07:13:34 +00:00
|
|
|
|
print_operand_value (scratchbuf + 1, 1, op);
|
|
|
|
|
oappend (scratchbuf + intel_syntax);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
scratchbuf[0] = '\0';
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
OP_sI (int bytemode, int sizeflag)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
bfd_signed_vma op;
|
|
|
|
|
bfd_signed_vma mask = -1;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
|
|
|
|
|
switch (bytemode)
|
|
|
|
|
{
|
|
|
|
|
case b_mode:
|
|
|
|
|
FETCH_DATA (the_info, codep + 1);
|
|
|
|
|
op = *codep++;
|
|
|
|
|
if ((op & 0x80) != 0)
|
|
|
|
|
op -= 0x100;
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
mask = 0xffffffff;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
break;
|
|
|
|
|
case v_mode:
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
USED_REX (REX_MODE64);
|
|
|
|
|
if (rex & REX_MODE64)
|
|
|
|
|
op = get32s ();
|
|
|
|
|
else if (sizeflag & DFLAG)
|
|
|
|
|
{
|
|
|
|
|
op = get32s ();
|
|
|
|
|
mask = 0xffffffff;
|
|
|
|
|
}
|
1999-05-03 07:29:11 +00:00
|
|
|
|
else
|
|
|
|
|
{
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
mask = 0xffffffff;
|
2001-07-29 05:00:14 +00:00
|
|
|
|
op = get16 ();
|
1999-05-03 07:29:11 +00:00
|
|
|
|
if ((op & 0x8000) != 0)
|
|
|
|
|
op -= 0x10000;
|
|
|
|
|
}
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
used_prefixes |= (prefixes & PREFIX_DATA);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
break;
|
|
|
|
|
case w_mode:
|
|
|
|
|
op = get16 ();
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
mask = 0xffffffff;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
if ((op & 0x8000) != 0)
|
|
|
|
|
op -= 0x10000;
|
|
|
|
|
break;
|
|
|
|
|
default:
|
|
|
|
|
oappend (INTERNAL_DISASSEMBLER_ERROR);
|
|
|
|
|
return;
|
|
|
|
|
}
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
|
|
|
|
|
scratchbuf[0] = '$';
|
|
|
|
|
print_operand_value (scratchbuf + 1, 1, op);
|
2001-07-28 07:13:34 +00:00
|
|
|
|
oappend (scratchbuf + intel_syntax);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
OP_J (int bytemode, int sizeflag)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
bfd_vma disp;
|
2001-07-09 14:22:11 +00:00
|
|
|
|
bfd_vma mask = -1;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
|
|
|
|
|
switch (bytemode)
|
|
|
|
|
{
|
|
|
|
|
case b_mode:
|
|
|
|
|
FETCH_DATA (the_info, codep + 1);
|
|
|
|
|
disp = *codep++;
|
|
|
|
|
if ((disp & 0x80) != 0)
|
|
|
|
|
disp -= 0x100;
|
|
|
|
|
break;
|
|
|
|
|
case v_mode:
|
|
|
|
|
if (sizeflag & DFLAG)
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
disp = get32s ();
|
1999-05-03 07:29:11 +00:00
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
disp = get16 ();
|
2001-07-29 05:00:14 +00:00
|
|
|
|
/* For some reason, a data16 prefix on a jump instruction
|
1999-05-03 07:29:11 +00:00
|
|
|
|
means that the pc is masked to 16 bits after the
|
|
|
|
|
displacement is added! */
|
|
|
|
|
mask = 0xffff;
|
|
|
|
|
}
|
|
|
|
|
break;
|
|
|
|
|
default:
|
|
|
|
|
oappend (INTERNAL_DISASSEMBLER_ERROR);
|
|
|
|
|
return;
|
|
|
|
|
}
|
|
|
|
|
disp = (start_pc + codep - start_codep + disp) & mask;
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
set_op (disp, 0);
|
|
|
|
|
print_operand_value (scratchbuf, 1, disp);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
oappend (scratchbuf);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
OP_SEG (int dummy ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
2001-07-28 07:13:34 +00:00
|
|
|
|
oappend (names_seg[reg]);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
OP_DIR (int dummy ATTRIBUTE_UNUSED, int sizeflag)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
|
|
|
|
int seg, offset;
|
|
|
|
|
|
1999-05-13 06:00:30 +00:00
|
|
|
|
if (sizeflag & DFLAG)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
1999-05-13 06:00:30 +00:00
|
|
|
|
offset = get32 ();
|
|
|
|
|
seg = get16 ();
|
1999-05-03 07:29:11 +00:00
|
|
|
|
}
|
1999-05-13 06:00:30 +00:00
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
offset = get16 ();
|
|
|
|
|
seg = get16 ();
|
|
|
|
|
}
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
used_prefixes |= (prefixes & PREFIX_DATA);
|
2001-07-28 07:13:34 +00:00
|
|
|
|
if (intel_syntax)
|
|
|
|
|
sprintf (scratchbuf, "0x%x,0x%x", seg, offset);
|
|
|
|
|
else
|
|
|
|
|
sprintf (scratchbuf, "$0x%x,$0x%x", seg, offset);
|
1999-05-13 06:00:30 +00:00
|
|
|
|
oappend (scratchbuf);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
OP_OFF (int bytemode ATTRIBUTE_UNUSED, int sizeflag)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
bfd_vma off;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
|
|
|
|
|
append_seg ();
|
|
|
|
|
|
2002-03-18 20:11:49 +00:00
|
|
|
|
if ((sizeflag & AFLAG) || mode_64bit)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
off = get32 ();
|
|
|
|
|
else
|
|
|
|
|
off = get16 ();
|
|
|
|
|
|
|
|
|
|
if (intel_syntax)
|
|
|
|
|
{
|
|
|
|
|
if (!(prefixes & (PREFIX_CS | PREFIX_SS | PREFIX_DS
|
2003-02-06 01:48:41 +00:00
|
|
|
|
| PREFIX_ES | PREFIX_FS | PREFIX_GS)))
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
2001-07-28 07:13:34 +00:00
|
|
|
|
oappend (names_seg[ds_reg - es_reg]);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
oappend (":");
|
|
|
|
|
}
|
|
|
|
|
}
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
print_operand_value (scratchbuf, 1, off);
|
|
|
|
|
oappend (scratchbuf);
|
|
|
|
|
}
|
2001-06-11 13:25:07 +00:00
|
|
|
|
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
OP_OFF64 (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
{
|
|
|
|
|
bfd_vma off;
|
|
|
|
|
|
2001-06-11 13:25:07 +00:00
|
|
|
|
if (!mode_64bit)
|
|
|
|
|
{
|
|
|
|
|
OP_OFF (bytemode, sizeflag);
|
|
|
|
|
return;
|
|
|
|
|
}
|
|
|
|
|
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
append_seg ();
|
|
|
|
|
|
2001-07-29 05:00:14 +00:00
|
|
|
|
off = get64 ();
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
|
|
|
|
|
if (intel_syntax)
|
|
|
|
|
{
|
|
|
|
|
if (!(prefixes & (PREFIX_CS | PREFIX_SS | PREFIX_DS
|
2003-02-06 01:48:41 +00:00
|
|
|
|
| PREFIX_ES | PREFIX_FS | PREFIX_GS)))
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
{
|
2001-07-28 07:13:34 +00:00
|
|
|
|
oappend (names_seg[ds_reg - es_reg]);
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
oappend (":");
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
print_operand_value (scratchbuf, 1, off);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
oappend (scratchbuf);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
ptr_reg (int code, int sizeflag)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
1999-05-17 08:35:42 +00:00
|
|
|
|
const char *s;
|
2001-07-28 07:13:34 +00:00
|
|
|
|
|
2004-06-23 15:06:58 +00:00
|
|
|
|
*obufp++ = open_char;
|
2004-07-21 16:09:43 +00:00
|
|
|
|
used_prefixes |= (prefixes & PREFIX_ADDR);
|
|
|
|
|
if (mode_64bit)
|
2002-03-18 20:11:49 +00:00
|
|
|
|
{
|
|
|
|
|
if (!(sizeflag & AFLAG))
|
2003-02-06 01:48:41 +00:00
|
|
|
|
s = names32[code - eAX_reg];
|
2002-03-18 20:11:49 +00:00
|
|
|
|
else
|
2003-02-06 01:48:41 +00:00
|
|
|
|
s = names64[code - eAX_reg];
|
2002-03-18 20:11:49 +00:00
|
|
|
|
}
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
else if (sizeflag & AFLAG)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
s = names32[code - eAX_reg];
|
|
|
|
|
else
|
|
|
|
|
s = names16[code - eAX_reg];
|
|
|
|
|
oappend (s);
|
2004-06-23 15:06:58 +00:00
|
|
|
|
*obufp++ = close_char;
|
|
|
|
|
*obufp = 0;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
OP_ESreg (int code, int sizeflag)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
if (intel_syntax)
|
|
|
|
|
{
|
|
|
|
|
if (codep[-1] & 1)
|
|
|
|
|
{
|
|
|
|
|
USED_REX (REX_MODE64);
|
|
|
|
|
used_prefixes |= (prefixes & PREFIX_DATA);
|
|
|
|
|
if (rex & REX_MODE64)
|
|
|
|
|
oappend ("QWORD PTR ");
|
|
|
|
|
else if ((sizeflag & DFLAG))
|
|
|
|
|
oappend ("DWORD PTR ");
|
|
|
|
|
else
|
|
|
|
|
oappend ("WORD PTR ");
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
oappend ("BYTE PTR ");
|
|
|
|
|
}
|
|
|
|
|
|
2001-07-28 07:13:34 +00:00
|
|
|
|
oappend ("%es:" + intel_syntax);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
ptr_reg (code, sizeflag);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
OP_DSreg (int code, int sizeflag)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
if (intel_syntax)
|
|
|
|
|
{
|
|
|
|
|
if (codep[-1] != 0xd7 && (codep[-1] & 1))
|
|
|
|
|
{
|
|
|
|
|
USED_REX (REX_MODE64);
|
|
|
|
|
used_prefixes |= (prefixes & PREFIX_DATA);
|
|
|
|
|
if (rex & REX_MODE64)
|
|
|
|
|
oappend ("QWORD PTR ");
|
|
|
|
|
else if ((sizeflag & DFLAG))
|
|
|
|
|
oappend ("DWORD PTR ");
|
|
|
|
|
else
|
|
|
|
|
oappend ("WORD PTR ");
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
oappend ("BYTE PTR ");
|
|
|
|
|
}
|
|
|
|
|
|
1999-05-03 07:29:11 +00:00
|
|
|
|
if ((prefixes
|
|
|
|
|
& (PREFIX_CS
|
|
|
|
|
| PREFIX_DS
|
|
|
|
|
| PREFIX_SS
|
|
|
|
|
| PREFIX_ES
|
|
|
|
|
| PREFIX_FS
|
|
|
|
|
| PREFIX_GS)) == 0)
|
|
|
|
|
prefixes |= PREFIX_DS;
|
2001-07-29 05:00:14 +00:00
|
|
|
|
append_seg ();
|
1999-05-03 07:29:11 +00:00
|
|
|
|
ptr_reg (code, sizeflag);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
OP_C (int dummy ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
int add = 0;
|
|
|
|
|
if (rex & REX_EXTX)
|
2005-03-02 08:01:32 +00:00
|
|
|
|
{
|
|
|
|
|
USED_REX (REX_EXTX);
|
|
|
|
|
add = 8;
|
|
|
|
|
}
|
|
|
|
|
else if (!mode_64bit && (prefixes & PREFIX_LOCK))
|
|
|
|
|
{
|
|
|
|
|
used_prefixes |= PREFIX_LOCK;
|
|
|
|
|
add = 8;
|
|
|
|
|
}
|
2001-07-28 07:13:34 +00:00
|
|
|
|
sprintf (scratchbuf, "%%cr%d", reg + add);
|
|
|
|
|
oappend (scratchbuf + intel_syntax);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
OP_D (int dummy ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 11:11:54 +00:00
|
|
|
|
int add = 0;
|
|
|
|
|
USED_REX (REX_EXTX);
|
|
|
|
|
if (rex & REX_EXTX)
|
|
|
|
|
add = 8;
|
2001-07-28 07:13:34 +00:00
|
|
|
|
if (intel_syntax)
|
2001-07-29 05:00:14 +00:00
|
|
|
|
sprintf (scratchbuf, "db%d", reg + add);
|
2001-07-28 07:13:34 +00:00
|
|
|
|
else
|
2001-07-29 05:00:14 +00:00
|
|
|
|
sprintf (scratchbuf, "%%db%d", reg + add);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
oappend (scratchbuf);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
OP_T (int dummy ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
|
|
|
|
sprintf (scratchbuf, "%%tr%d", reg);
|
2001-07-28 07:13:34 +00:00
|
|
|
|
oappend (scratchbuf + intel_syntax);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
OP_Rd (int bytemode, int sizeflag)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
1999-05-17 08:35:42 +00:00
|
|
|
|
if (mod == 3)
|
|
|
|
|
OP_E (bytemode, sizeflag);
|
|
|
|
|
else
|
2001-07-29 05:00:14 +00:00
|
|
|
|
BadOp ();
|
1999-05-03 07:29:11 +00:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
OP_MMX (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
2001-01-10 14:14:25 +00:00
|
|
|
|
used_prefixes |= (prefixes & PREFIX_DATA);
|
|
|
|
|
if (prefixes & PREFIX_DATA)
|
2004-07-21 16:09:43 +00:00
|
|
|
|
{
|
|
|
|
|
int add = 0;
|
|
|
|
|
USED_REX (REX_EXTX);
|
|
|
|
|
if (rex & REX_EXTX)
|
|
|
|
|
add = 8;
|
|
|
|
|
sprintf (scratchbuf, "%%xmm%d", reg + add);
|
|
|
|
|
}
|
2001-01-10 14:14:25 +00:00
|
|
|
|
else
|
2004-07-21 16:09:43 +00:00
|
|
|
|
sprintf (scratchbuf, "%%mm%d", reg);
|
2001-07-28 07:13:34 +00:00
|
|
|
|
oappend (scratchbuf + intel_syntax);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
}
|
|
|
|
|
|
1999-05-13 06:00:30 +00:00
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
OP_XMM (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)
|
1999-05-13 06:00:30 +00:00
|
|
|
|
{
|
2001-01-10 14:14:25 +00:00
|
|
|
|
int add = 0;
|
|
|
|
|
USED_REX (REX_EXTX);
|
|
|
|
|
if (rex & REX_EXTX)
|
|
|
|
|
add = 8;
|
|
|
|
|
sprintf (scratchbuf, "%%xmm%d", reg + add);
|
2001-07-28 07:13:34 +00:00
|
|
|
|
oappend (scratchbuf + intel_syntax);
|
1999-05-13 06:00:30 +00:00
|
|
|
|
}
|
|
|
|
|
|
1999-05-03 07:29:11 +00:00
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
OP_EM (int bytemode, int sizeflag)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
|
|
|
|
if (mod != 3)
|
|
|
|
|
{
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
if (intel_syntax && bytemode == v_mode)
|
|
|
|
|
{
|
|
|
|
|
bytemode = (prefixes & PREFIX_DATA) ? x_mode : q_mode;
|
|
|
|
|
used_prefixes |= (prefixes & PREFIX_DATA);
|
|
|
|
|
}
|
1999-05-03 07:29:11 +00:00
|
|
|
|
OP_E (bytemode, sizeflag);
|
|
|
|
|
return;
|
|
|
|
|
}
|
|
|
|
|
|
2001-07-29 05:00:14 +00:00
|
|
|
|
/* Skip mod/rm byte. */
|
2001-05-12 12:07:10 +00:00
|
|
|
|
MODRM_CHECK;
|
1999-05-03 07:29:11 +00:00
|
|
|
|
codep++;
|
2001-01-10 14:14:25 +00:00
|
|
|
|
used_prefixes |= (prefixes & PREFIX_DATA);
|
|
|
|
|
if (prefixes & PREFIX_DATA)
|
2004-07-21 16:09:43 +00:00
|
|
|
|
{
|
|
|
|
|
int add = 0;
|
|
|
|
|
|
|
|
|
|
USED_REX (REX_EXTZ);
|
|
|
|
|
if (rex & REX_EXTZ)
|
|
|
|
|
add = 8;
|
|
|
|
|
sprintf (scratchbuf, "%%xmm%d", rm + add);
|
|
|
|
|
}
|
2001-01-10 14:14:25 +00:00
|
|
|
|
else
|
2004-07-21 16:09:43 +00:00
|
|
|
|
sprintf (scratchbuf, "%%mm%d", rm);
|
2001-07-28 07:13:34 +00:00
|
|
|
|
oappend (scratchbuf + intel_syntax);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
}
|
|
|
|
|
|
1999-05-13 06:00:30 +00:00
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
OP_EX (int bytemode, int sizeflag)
|
1999-05-13 06:00:30 +00:00
|
|
|
|
{
|
2001-01-10 14:14:25 +00:00
|
|
|
|
int add = 0;
|
1999-05-13 06:00:30 +00:00
|
|
|
|
if (mod != 3)
|
|
|
|
|
{
|
gas/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* config/tc-i386.c (set_intel_syntax): Allow % in symbol names when
intel syntax and no register prefix, allow $ in symbol names when
intel syntax.
(set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX.
(intel_float_operand): Add fourth return value indicating math control
operations. Make classification more precise.
(md_assemble): Complain if memory operand of mov[sz]x has no size
specified.
(parse_insn): Translate word operands to floating point instructions
operating on integers as well as control instructions to short ones
as expected by AT&T syntax. Translate 'd' suffix to short one only for
floating point instructions operating on non-integer operands.
(match_template): Remove fldcw special case. Adjust q-suffix handling
to permit it on fild/fistp/fisttp in AT&T mode.
(process_suffix): Don't guess DefaultSize insns' suffix from
stackop_size for certain floating point control instructions. Guess
suffix for branch and [ls][gi]dt based on flag_code. Split error
messages for Intel and AT&T syntax, and make the condition more strict
for the former. Adjust suppressing of generation of operand size
overrides.
(intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE,
OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add
more error checking.
* config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR
SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines.
gas/testsuite/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* gas/i386/i386.exp: Execute new tests intelbad and intelok.
* gas/i386/intelbad.[sl]: New test to check for various things not
permitted in Intel mode.
* gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d:
Adjust for change to segment register store.
* gas/i386/intelok.[sd]: New test to check various Intel mode specific
things get handled correctly.
* gas/i386/x86_64.[sd]: Remove unsupported constructs referring to
'high' and 'low' parts of an operand, which the parser previously
accepted while neither telling that it's not supported nor that it
ignored the remainder of the line following these supposed keywords.
include/opcode/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386.h (sldx_Suf): Remove.
(FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
(q_FP): Define, implying no REX64.
(x_FP, sl_FP): Imply FloatMF.
(i386_optab): Split reg and mem forms of moving from segment registers
so that the memory forms can ignore the 16-/32-bit operand size
distinction. Adjust a few others for Intel mode. Remove *FP uses from
all non-floating-point instructions. Unite 32- and 64-bit forms of
movsx, movzx, and movd. Adjust floating point operations for the above
changes to the *FP macros. Add DefaultSize to floating point control
insns operating on larger memory ranges. Remove left over comments
hinting at certain insns being Intel-syntax ones where the ones
actually meant are already gone.
opcodes/
2004-11-04 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define.
(indirEb): Remove.
(Mp): Use f_mode rather than none at all.
(t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode
replaces what previously was x_mode; x_mode now means 128-bit SSE
operands.
(dis386): Make far jumps and calls have an 'l' prefix only in AT&T
mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq.
pinsrw's second operand is Edqw.
(grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's
operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt,
fldenv, frstor, fsave, fstenv all should also have suffixes in Intel
mode when an operand size override is present or always suffixing.
More instructions will need to be added to this group.
(putop): Handle new macro chars 'C' (short/long suffix selector),
'I' (Intel mode override for following macro char), and 'J' (for
adding the 'l' prefix to far branches in AT&T mode). When an
alternative was specified in the template, honor macro character when
specified for Intel mode.
(OP_E): Handle new *_mode values. Correct pointer specifications for
memory operands. Consolidate output of index register.
(OP_G): Handle new *_mode values.
(OP_I): Handle const_1_mode.
(OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate
respective opcode prefix bits have been consumed.
(OP_EM, OP_EX): Provide some default handling for generating pointer
specifications.
2004-11-04 09:16:09 +00:00
|
|
|
|
if (intel_syntax && bytemode == v_mode)
|
|
|
|
|
{
|
|
|
|
|
switch (prefixes & (PREFIX_DATA|PREFIX_REPZ|PREFIX_REPNZ))
|
|
|
|
|
{
|
|
|
|
|
case 0: bytemode = x_mode; break;
|
|
|
|
|
case PREFIX_REPZ: bytemode = d_mode; used_prefixes |= PREFIX_REPZ; break;
|
|
|
|
|
case PREFIX_DATA: bytemode = x_mode; used_prefixes |= PREFIX_DATA; break;
|
|
|
|
|
case PREFIX_REPNZ: bytemode = q_mode; used_prefixes |= PREFIX_REPNZ; break;
|
|
|
|
|
default: bytemode = 0; break;
|
|
|
|
|
}
|
|
|
|
|
}
|
1999-05-13 06:00:30 +00:00
|
|
|
|
OP_E (bytemode, sizeflag);
|
|
|
|
|
return;
|
|
|
|
|
}
|
2001-01-10 14:14:25 +00:00
|
|
|
|
USED_REX (REX_EXTZ);
|
|
|
|
|
if (rex & REX_EXTZ)
|
|
|
|
|
add = 8;
|
1999-05-13 06:00:30 +00:00
|
|
|
|
|
2001-07-29 05:00:14 +00:00
|
|
|
|
/* Skip mod/rm byte. */
|
2001-05-12 12:07:10 +00:00
|
|
|
|
MODRM_CHECK;
|
1999-05-13 06:00:30 +00:00
|
|
|
|
codep++;
|
2001-01-10 14:14:25 +00:00
|
|
|
|
sprintf (scratchbuf, "%%xmm%d", rm + add);
|
2001-07-28 07:13:34 +00:00
|
|
|
|
oappend (scratchbuf + intel_syntax);
|
1999-05-13 06:00:30 +00:00
|
|
|
|
}
|
|
|
|
|
|
1999-05-03 07:29:11 +00:00
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
OP_MS (int bytemode, int sizeflag)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
1999-05-17 08:35:42 +00:00
|
|
|
|
if (mod == 3)
|
|
|
|
|
OP_EM (bytemode, sizeflag);
|
|
|
|
|
else
|
2001-07-29 05:00:14 +00:00
|
|
|
|
BadOp ();
|
1999-05-03 07:29:11 +00:00
|
|
|
|
}
|
|
|
|
|
|
2001-05-04 11:10:55 +00:00
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
OP_XS (int bytemode, int sizeflag)
|
2001-05-04 11:10:55 +00:00
|
|
|
|
{
|
|
|
|
|
if (mod == 3)
|
|
|
|
|
OP_EX (bytemode, sizeflag);
|
|
|
|
|
else
|
2001-07-29 05:00:14 +00:00
|
|
|
|
BadOp ();
|
2001-05-04 11:10:55 +00:00
|
|
|
|
}
|
|
|
|
|
|
* i386-dis.c (OP_M, OP_0f0e, OP_0fae, NOP_Fixup): New functions.
(M, Mp): Use OP_M.
(None, PADLOCK_SPECIAL, PADLOCK_0): Delete.
(GRPPADLCK): Define.
(dis386): Use NOP_Fixup on "nop".
(dis386_twobyte): Use GRPPADLCK on opcode 0xa7.
(twobyte_has_modrm): Set for 0xa7.
(padlock_table): Delete. Move to..
(grps): ..here, using OP_0f07. Use OP_Ofae on lfence, mfence
and clflush.
(print_insn): Revert PADLOCK_SPECIAL code.
(OP_E): Delete sfence, lfence, mfence checks.
* gas/i386/katmai.d: Revert last change.
2004-03-12 13:06:50 +00:00
|
|
|
|
static void
|
|
|
|
|
OP_M (int bytemode, int sizeflag)
|
|
|
|
|
{
|
|
|
|
|
if (mod == 3)
|
|
|
|
|
BadOp (); /* bad lea,lds,les,lfs,lgs,lss modrm */
|
|
|
|
|
else
|
|
|
|
|
OP_E (bytemode, sizeflag);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
|
|
|
|
OP_0f07 (int bytemode, int sizeflag)
|
|
|
|
|
{
|
|
|
|
|
if (mod != 3 || rm != 0)
|
|
|
|
|
BadOp ();
|
|
|
|
|
else
|
|
|
|
|
OP_E (bytemode, sizeflag);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
|
|
|
|
OP_0fae (int bytemode, int sizeflag)
|
|
|
|
|
{
|
|
|
|
|
if (mod == 3)
|
|
|
|
|
{
|
|
|
|
|
if (reg == 7)
|
|
|
|
|
strcpy (obuf + strlen (obuf) - sizeof ("clflush") + 1, "sfence");
|
|
|
|
|
|
|
|
|
|
if (reg < 5 || rm != 0)
|
|
|
|
|
{
|
|
|
|
|
BadOp (); /* bad sfence, mfence, or lfence */
|
|
|
|
|
return;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
else if (reg != 7)
|
|
|
|
|
{
|
|
|
|
|
BadOp (); /* bad clflush */
|
|
|
|
|
return;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
OP_E (bytemode, sizeflag);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
|
|
|
|
NOP_Fixup (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)
|
|
|
|
|
{
|
|
|
|
|
/* NOP with REPZ prefix is called PAUSE. */
|
|
|
|
|
if (prefixes == PREFIX_REPZ)
|
|
|
|
|
strcpy (obuf, "pause");
|
|
|
|
|
}
|
|
|
|
|
|
2002-11-18 16:50:05 +00:00
|
|
|
|
static const char *const Suffix3DNow[] = {
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 00 */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* 04 */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* 08 */ NULL, NULL, NULL, NULL,
|
1999-08-21 12:40:39 +00:00
|
|
|
|
/* 0C */ "pi2fw", "pi2fd", NULL, NULL,
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 10 */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* 14 */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* 18 */ NULL, NULL, NULL, NULL,
|
1999-08-21 12:40:39 +00:00
|
|
|
|
/* 1C */ "pf2iw", "pf2id", NULL, NULL,
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 20 */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* 24 */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* 28 */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* 2C */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* 30 */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* 34 */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* 38 */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* 3C */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* 40 */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* 44 */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* 48 */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* 4C */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* 50 */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* 54 */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* 58 */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* 5C */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* 60 */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* 64 */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* 68 */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* 6C */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* 70 */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* 74 */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* 78 */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* 7C */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* 80 */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* 84 */ NULL, NULL, NULL, NULL,
|
1999-08-21 12:40:39 +00:00
|
|
|
|
/* 88 */ NULL, NULL, "pfnacc", NULL,
|
|
|
|
|
/* 8C */ NULL, NULL, "pfpnacc", NULL,
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* 90 */ "pfcmpge", NULL, NULL, NULL,
|
|
|
|
|
/* 94 */ "pfmin", NULL, "pfrcp", "pfrsqrt",
|
|
|
|
|
/* 98 */ NULL, NULL, "pfsub", NULL,
|
|
|
|
|
/* 9C */ NULL, NULL, "pfadd", NULL,
|
|
|
|
|
/* A0 */ "pfcmpgt", NULL, NULL, NULL,
|
|
|
|
|
/* A4 */ "pfmax", NULL, "pfrcpit1", "pfrsqit1",
|
|
|
|
|
/* A8 */ NULL, NULL, "pfsubr", NULL,
|
|
|
|
|
/* AC */ NULL, NULL, "pfacc", NULL,
|
|
|
|
|
/* B0 */ "pfcmpeq", NULL, NULL, NULL,
|
|
|
|
|
/* B4 */ "pfmul", NULL, "pfrcpit2", "pfmulhrw",
|
1999-08-21 12:40:39 +00:00
|
|
|
|
/* B8 */ NULL, NULL, NULL, "pswapd",
|
1999-05-03 07:29:11 +00:00
|
|
|
|
/* BC */ NULL, NULL, NULL, "pavgusb",
|
|
|
|
|
/* C0 */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* C4 */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* C8 */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* CC */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* D0 */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* D4 */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* D8 */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* DC */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* E0 */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* E4 */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* E8 */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* EC */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* F0 */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* F4 */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* F8 */ NULL, NULL, NULL, NULL,
|
|
|
|
|
/* FC */ NULL, NULL, NULL, NULL,
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
OP_3DNowSuffix (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)
|
1999-05-03 07:29:11 +00:00
|
|
|
|
{
|
|
|
|
|
const char *mnemonic;
|
|
|
|
|
|
|
|
|
|
FETCH_DATA (the_info, codep + 1);
|
|
|
|
|
/* AMD 3DNow! instructions are specified by an opcode suffix in the
|
|
|
|
|
place where an 8-bit immediate would normally go. ie. the last
|
|
|
|
|
byte of the instruction. */
|
2001-07-29 05:00:14 +00:00
|
|
|
|
obufp = obuf + strlen (obuf);
|
1999-05-13 06:00:30 +00:00
|
|
|
|
mnemonic = Suffix3DNow[*codep++ & 0xff];
|
1999-05-03 07:29:11 +00:00
|
|
|
|
if (mnemonic)
|
1999-05-17 08:35:42 +00:00
|
|
|
|
oappend (mnemonic);
|
1999-05-03 07:29:11 +00:00
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
/* Since a variable sized modrm/sib chunk is between the start
|
|
|
|
|
of the opcode (0x0f0f) and the opcode suffix, we need to do
|
|
|
|
|
all the modrm processing first, and don't know until now that
|
|
|
|
|
we have a bad opcode. This necessitates some cleaning up. */
|
1999-05-17 08:35:42 +00:00
|
|
|
|
op1out[0] = '\0';
|
|
|
|
|
op2out[0] = '\0';
|
2001-07-29 05:00:14 +00:00
|
|
|
|
BadOp ();
|
1999-05-03 07:29:11 +00:00
|
|
|
|
}
|
|
|
|
|
}
|
1999-05-13 06:00:30 +00:00
|
|
|
|
|
2001-07-29 05:00:14 +00:00
|
|
|
|
static const char *simd_cmp_op[] = {
|
1999-05-13 06:00:30 +00:00
|
|
|
|
"eq",
|
|
|
|
|
"lt",
|
|
|
|
|
"le",
|
|
|
|
|
"unord",
|
|
|
|
|
"neq",
|
|
|
|
|
"nlt",
|
|
|
|
|
"nle",
|
|
|
|
|
"ord"
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
OP_SIMD_Suffix (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)
|
1999-05-13 06:00:30 +00:00
|
|
|
|
{
|
|
|
|
|
unsigned int cmp_type;
|
|
|
|
|
|
|
|
|
|
FETCH_DATA (the_info, codep + 1);
|
2001-07-29 05:00:14 +00:00
|
|
|
|
obufp = obuf + strlen (obuf);
|
1999-05-13 06:00:30 +00:00
|
|
|
|
cmp_type = *codep++ & 0xff;
|
|
|
|
|
if (cmp_type < 8)
|
|
|
|
|
{
|
2001-01-10 14:14:25 +00:00
|
|
|
|
char suffix1 = 'p', suffix2 = 's';
|
|
|
|
|
used_prefixes |= (prefixes & PREFIX_REPZ);
|
|
|
|
|
if (prefixes & PREFIX_REPZ)
|
|
|
|
|
suffix1 = 's';
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
used_prefixes |= (prefixes & PREFIX_DATA);
|
|
|
|
|
if (prefixes & PREFIX_DATA)
|
|
|
|
|
suffix2 = 'd';
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
used_prefixes |= (prefixes & PREFIX_REPNZ);
|
|
|
|
|
if (prefixes & PREFIX_REPNZ)
|
|
|
|
|
suffix1 = 's', suffix2 = 'd';
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
sprintf (scratchbuf, "cmp%s%c%c",
|
|
|
|
|
simd_cmp_op[cmp_type], suffix1, suffix2);
|
Rework last checkin to the following:
* i386-dis.c (FWAIT_OPCODE): Define.
(used_prefixes): New static variable.
(fetch_data): Don't print an error message if we have already
fetched some bytes successfully.
(ckprefix): Clear used_prefixes. Use FWAIT_OPCODE, not 0x9b.
(prefix_name): New static function.
(print_insn_i386): If setjmp fails, indicating a data error, but
we have managed to fetch some bytes, print the first one as a
prefix or a .byte pseudo-op. If fwait is followed by a non
floating point instruction, print the first prefix. Set
used_prefixes when prefixes are used. If any prefixes were not
used after disassembling the instruction, print the first prefix
instead of printing the instruction.
(putop): Set used_prefixes when prefixes are used.
(append_seg, OP_E, OP_G, OP_REG, OP_I, OP_sI, OP_J): Likewise.
(OP_DIR, OP_SIMD_Suffix): Likewise.
1999-06-13 17:04:42 +00:00
|
|
|
|
used_prefixes |= (prefixes & PREFIX_REPZ);
|
1999-05-17 08:35:42 +00:00
|
|
|
|
oappend (scratchbuf);
|
1999-05-13 06:00:30 +00:00
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
/* We have a bad extension byte. Clean up. */
|
1999-05-17 08:35:42 +00:00
|
|
|
|
op1out[0] = '\0';
|
|
|
|
|
op2out[0] = '\0';
|
2001-07-29 05:00:14 +00:00
|
|
|
|
BadOp ();
|
1999-05-13 06:00:30 +00:00
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
2003-09-14 15:16:57 +00:00
|
|
|
|
SIMD_Fixup (int extrachar, int sizeflag ATTRIBUTE_UNUSED)
|
1999-05-13 06:00:30 +00:00
|
|
|
|
{
|
|
|
|
|
/* Change movlps/movhps to movhlps/movlhps for 2 register operand
|
|
|
|
|
forms of these instructions. */
|
|
|
|
|
if (mod == 3)
|
|
|
|
|
{
|
2001-07-29 05:00:14 +00:00
|
|
|
|
char *p = obuf + strlen (obuf);
|
|
|
|
|
*(p + 1) = '\0';
|
|
|
|
|
*p = *(p - 1);
|
|
|
|
|
*(p - 1) = *(p - 2);
|
|
|
|
|
*(p - 2) = *(p - 3);
|
|
|
|
|
*(p - 3) = extrachar;
|
1999-05-13 06:00:30 +00:00
|
|
|
|
}
|
|
|
|
|
}
|
1999-05-17 08:35:42 +00:00
|
|
|
|
|
2003-06-23 20:15:34 +00:00
|
|
|
|
static void
|
2004-03-12 10:47:49 +00:00
|
|
|
|
PNI_Fixup (int extrachar ATTRIBUTE_UNUSED, int sizeflag)
|
2003-06-23 20:15:34 +00:00
|
|
|
|
{
|
2004-06-23 15:06:58 +00:00
|
|
|
|
if (mod == 3 && reg == 1 && rm <= 1)
|
2003-06-23 20:15:34 +00:00
|
|
|
|
{
|
|
|
|
|
/* Override "sidt". */
|
2004-06-23 15:06:58 +00:00
|
|
|
|
char *p = obuf + strlen (obuf) - 4;
|
|
|
|
|
|
|
|
|
|
/* We might have a suffix. */
|
|
|
|
|
if (*p == 'i')
|
|
|
|
|
--p;
|
|
|
|
|
|
2003-06-23 20:15:34 +00:00
|
|
|
|
if (rm)
|
|
|
|
|
{
|
|
|
|
|
/* mwait %eax,%ecx */
|
2004-06-23 15:06:58 +00:00
|
|
|
|
strcpy (p, "mwait");
|
2005-04-01 16:06:40 +00:00
|
|
|
|
if (!intel_syntax)
|
|
|
|
|
strcpy (op1out, names32[0]);
|
2003-06-23 20:15:34 +00:00
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
/* monitor %eax,%ecx,%edx" */
|
2004-06-23 15:06:58 +00:00
|
|
|
|
strcpy (p, "monitor");
|
2005-04-01 16:06:40 +00:00
|
|
|
|
if (!intel_syntax)
|
|
|
|
|
{
|
|
|
|
|
if (!mode_64bit)
|
|
|
|
|
strcpy (op1out, names32[0]);
|
|
|
|
|
else if (!(prefixes & PREFIX_ADDR))
|
|
|
|
|
strcpy (op1out, names64[0]);
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
strcpy (op1out, names32[0]);
|
|
|
|
|
used_prefixes |= PREFIX_ADDR;
|
|
|
|
|
}
|
|
|
|
|
strcpy (op3out, names32[2]);
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
if (!intel_syntax)
|
|
|
|
|
{
|
|
|
|
|
strcpy (op2out, names32[1]);
|
|
|
|
|
two_source_ops = 1;
|
2003-06-23 20:15:34 +00:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
codep++;
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
OP_E (0, sizeflag);
|
|
|
|
|
}
|
|
|
|
|
|
2004-03-12 10:47:49 +00:00
|
|
|
|
static void
|
|
|
|
|
INVLPG_Fixup (int bytemode, int sizeflag)
|
|
|
|
|
{
|
2005-04-01 16:03:40 +00:00
|
|
|
|
const char *alt;
|
2004-03-12 10:47:49 +00:00
|
|
|
|
|
2005-04-01 16:03:40 +00:00
|
|
|
|
switch (*codep)
|
|
|
|
|
{
|
|
|
|
|
case 0xf8:
|
|
|
|
|
alt = "swapgs";
|
|
|
|
|
break;
|
|
|
|
|
case 0xf9:
|
|
|
|
|
alt = "rdtscp";
|
|
|
|
|
break;
|
|
|
|
|
default:
|
|
|
|
|
OP_E (bytemode, sizeflag);
|
|
|
|
|
return;
|
2004-03-12 10:47:49 +00:00
|
|
|
|
}
|
2005-04-01 16:03:40 +00:00
|
|
|
|
/* Override "invlpg". */
|
|
|
|
|
strcpy (obuf + strlen (obuf) - 6, alt);
|
|
|
|
|
codep++;
|
2004-03-12 10:47:49 +00:00
|
|
|
|
}
|
|
|
|
|
|
2001-07-29 05:00:14 +00:00
|
|
|
|
static void
|
|
|
|
|
BadOp (void)
|
1999-05-17 08:35:42 +00:00
|
|
|
|
{
|
2001-07-29 05:00:14 +00:00
|
|
|
|
/* Throw away prefixes and 1st. opcode byte. */
|
|
|
|
|
codep = insn_codep + 1;
|
1999-05-17 08:35:42 +00:00
|
|
|
|
oappend ("(bad)");
|
|
|
|
|
}
|
2005-03-29 19:30:47 +00:00
|
|
|
|
|
|
|
|
|
static void
|
|
|
|
|
SEG_Fixup (int extrachar, int sizeflag)
|
|
|
|
|
{
|
|
|
|
|
if (mod == 3)
|
|
|
|
|
{
|
|
|
|
|
/* We need to add a proper suffix with
|
|
|
|
|
|
|
|
|
|
movw %ds,%ax
|
|
|
|
|
movl %ds,%eax
|
|
|
|
|
movq %ds,%rax
|
|
|
|
|
movw %ax,%ds
|
|
|
|
|
movl %eax,%ds
|
|
|
|
|
movq %rax,%ds
|
|
|
|
|
*/
|
|
|
|
|
const char *suffix;
|
|
|
|
|
|
|
|
|
|
if (prefixes & PREFIX_DATA)
|
|
|
|
|
suffix = "w";
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
USED_REX (REX_MODE64);
|
|
|
|
|
if (rex & REX_MODE64)
|
|
|
|
|
suffix = "q";
|
|
|
|
|
else
|
|
|
|
|
suffix = "l";
|
|
|
|
|
}
|
|
|
|
|
strcat (obuf, suffix);
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
/* We need to fix the suffix for
|
|
|
|
|
|
|
|
|
|
movw %ds,(%eax)
|
|
|
|
|
movw %ds,(%rax)
|
|
|
|
|
movw (%eax),%ds
|
|
|
|
|
movw (%rax),%ds
|
|
|
|
|
|
|
|
|
|
Override "mov[l|q]". */
|
|
|
|
|
char *p = obuf + strlen (obuf) - 1;
|
|
|
|
|
|
|
|
|
|
/* We might not have a suffix. */
|
|
|
|
|
if (*p == 'v')
|
|
|
|
|
++p;
|
|
|
|
|
*p = 'w';
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
OP_E (extrachar, sizeflag);
|
|
|
|
|
}
|